Commit | Line | Data |
---|---|---|
a3a83d9a KM |
1 | /* |
2 | * ak4642.c -- AK4642/AK4643 ALSA Soc Audio driver | |
3 | * | |
4 | * Copyright (C) 2009 Renesas Solutions Corp. | |
5 | * Kuninori Morimoto <morimoto.kuninori@renesas.com> | |
6 | * | |
7 | * Based on wm8731.c by Richard Purdie | |
8 | * Based on ak4535.c by Richard Purdie | |
9 | * Based on wm8753.c by Liam Girdwood | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License version 2 as | |
13 | * published by the Free Software Foundation. | |
14 | */ | |
15 | ||
16 | /* ** CAUTION ** | |
17 | * | |
18 | * This is very simple driver. | |
19 | * It can use headphone output / stereo input only | |
20 | * | |
20211391 | 21 | * AK4642 is tested. |
a3a83d9a | 22 | * AK4643 is tested. |
a9317e8b | 23 | * AK4648 is tested. |
a3a83d9a KM |
24 | */ |
25 | ||
a3a83d9a | 26 | #include <linux/delay.h> |
a3a83d9a | 27 | #include <linux/i2c.h> |
5a0e3ad6 | 28 | #include <linux/slab.h> |
da155d5b | 29 | #include <linux/module.h> |
ce6120cc | 30 | #include <sound/soc.h> |
a3a83d9a | 31 | #include <sound/initval.h> |
a300de3c | 32 | #include <sound/tlv.h> |
a3a83d9a | 33 | |
a3a83d9a KM |
34 | #define PW_MGMT1 0x00 |
35 | #define PW_MGMT2 0x01 | |
36 | #define SG_SL1 0x02 | |
37 | #define SG_SL2 0x03 | |
38 | #define MD_CTL1 0x04 | |
39 | #define MD_CTL2 0x05 | |
40 | #define TIMER 0x06 | |
41 | #define ALC_CTL1 0x07 | |
42 | #define ALC_CTL2 0x08 | |
43 | #define L_IVC 0x09 | |
44 | #define L_DVC 0x0a | |
45 | #define ALC_CTL3 0x0b | |
46 | #define R_IVC 0x0c | |
47 | #define R_DVC 0x0d | |
48 | #define MD_CTL3 0x0e | |
49 | #define MD_CTL4 0x0f | |
50 | #define PW_MGMT3 0x10 | |
51 | #define DF_S 0x11 | |
52 | #define FIL3_0 0x12 | |
53 | #define FIL3_1 0x13 | |
54 | #define FIL3_2 0x14 | |
55 | #define FIL3_3 0x15 | |
56 | #define EQ_0 0x16 | |
57 | #define EQ_1 0x17 | |
58 | #define EQ_2 0x18 | |
59 | #define EQ_3 0x19 | |
60 | #define EQ_4 0x1a | |
61 | #define EQ_5 0x1b | |
62 | #define FIL1_0 0x1c | |
63 | #define FIL1_1 0x1d | |
64 | #define FIL1_2 0x1e | |
65 | #define FIL1_3 0x1f | |
66 | #define PW_MGMT4 0x20 | |
67 | #define MD_CTL5 0x21 | |
68 | #define LO_MS 0x22 | |
69 | #define HP_MS 0x23 | |
70 | #define SPK_MS 0x24 | |
71 | ||
a3471239 KM |
72 | /* PW_MGMT1*/ |
73 | #define PMVCM (1 << 6) /* VCOM Power Management */ | |
74 | #define PMMIN (1 << 5) /* MIN Input Power Management */ | |
75 | #define PMDAC (1 << 2) /* DAC Power Management */ | |
76 | #define PMADL (1 << 0) /* MIC Amp Lch and ADC Lch Power Management */ | |
77 | ||
0643ce8f KM |
78 | /* PW_MGMT2 */ |
79 | #define HPMTN (1 << 6) | |
80 | #define PMHPL (1 << 5) | |
81 | #define PMHPR (1 << 4) | |
82 | #define MS (1 << 3) /* master/slave select */ | |
83 | #define MCKO (1 << 1) | |
84 | #define PMPLL (1 << 0) | |
85 | ||
86 | #define PMHP_MASK (PMHPL | PMHPR) | |
87 | #define PMHP PMHP_MASK | |
88 | ||
a3471239 KM |
89 | /* PW_MGMT3 */ |
90 | #define PMADR (1 << 0) /* MIC L / ADC R Power Management */ | |
91 | ||
92 | /* SG_SL1 */ | |
93 | #define MINS (1 << 6) /* Switch from MIN to Speaker */ | |
94 | #define DACL (1 << 4) /* Switch from DAC to Stereo or Receiver */ | |
95 | #define PMMP (1 << 2) /* MPWR pin Power Management */ | |
96 | #define MGAIN0 (1 << 0) /* MIC amp gain*/ | |
97 | ||
98 | /* TIMER */ | |
99 | #define ZTM(param) ((param & 0x3) << 4) /* ALC Zoro Crossing TimeOut */ | |
100 | #define WTM(param) (((param & 0x4) << 4) | ((param & 0x3) << 2)) | |
101 | ||
102 | /* ALC_CTL1 */ | |
103 | #define ALC (1 << 5) /* ALC Enable */ | |
104 | #define LMTH0 (1 << 0) /* ALC Limiter / Recovery Level */ | |
105 | ||
4b6316b4 KM |
106 | /* MD_CTL1 */ |
107 | #define PLL3 (1 << 7) | |
108 | #define PLL2 (1 << 6) | |
109 | #define PLL1 (1 << 5) | |
110 | #define PLL0 (1 << 4) | |
111 | #define PLL_MASK (PLL3 | PLL2 | PLL1 | PLL0) | |
112 | ||
0643ce8f KM |
113 | #define BCKO_MASK (1 << 3) |
114 | #define BCKO_64 BCKO_MASK | |
115 | ||
cb9c130a KM |
116 | #define DIF_MASK (3 << 0) |
117 | #define DSP (0 << 0) | |
118 | #define RIGHT_J (1 << 0) | |
119 | #define LEFT_J (2 << 0) | |
120 | #define I2S (3 << 0) | |
121 | ||
1ad747ca KM |
122 | /* MD_CTL2 */ |
123 | #define FS0 (1 << 0) | |
124 | #define FS1 (1 << 1) | |
125 | #define FS2 (1 << 2) | |
126 | #define FS3 (1 << 5) | |
127 | #define FS_MASK (FS0 | FS1 | FS2 | FS3) | |
128 | ||
a3471239 KM |
129 | /* MD_CTL3 */ |
130 | #define BST1 (1 << 3) | |
131 | ||
132 | /* MD_CTL4 */ | |
133 | #define DACH (1 << 0) | |
a3a83d9a | 134 | |
a300de3c KM |
135 | /* |
136 | * Playback Volume (table 39) | |
137 | * | |
138 | * max : 0x00 : +12.0 dB | |
139 | * ( 0.5 dB step ) | |
140 | * min : 0xFE : -115.0 dB | |
141 | * mute: 0xFF | |
142 | */ | |
143 | static const DECLARE_TLV_DB_SCALE(out_tlv, -11500, 50, 1); | |
144 | ||
145 | static const struct snd_kcontrol_new ak4642_snd_controls[] = { | |
146 | ||
147 | SOC_DOUBLE_R_TLV("Digital Playback Volume", L_DVC, R_DVC, | |
148 | 0, 0xFF, 1, out_tlv), | |
3c703526 KM |
149 | |
150 | SOC_SINGLE("Headphone Switch", PW_MGMT2, 6, 1, 0), | |
a300de3c KM |
151 | }; |
152 | ||
24747dae KM |
153 | static const struct snd_kcontrol_new ak4642_hpout_mixer_controls[] = { |
154 | SOC_DAPM_SINGLE("DACH", MD_CTL4, 0, 1, 0), | |
155 | }; | |
156 | ||
e8c83dbf KM |
157 | static const struct snd_kcontrol_new ak4642_lout_mixer_controls[] = { |
158 | SOC_DAPM_SINGLE("DACL", SG_SL1, 4, 1, 0), | |
159 | }; | |
160 | ||
24747dae KM |
161 | static const struct snd_soc_dapm_widget ak4642_dapm_widgets[] = { |
162 | ||
163 | /* Outputs */ | |
164 | SND_SOC_DAPM_OUTPUT("HPOUTL"), | |
165 | SND_SOC_DAPM_OUTPUT("HPOUTR"), | |
e8c83dbf | 166 | SND_SOC_DAPM_OUTPUT("LINEOUT"), |
24747dae KM |
167 | |
168 | SND_SOC_DAPM_MIXER("HPOUTL Mixer", PW_MGMT2, 5, 0, | |
169 | &ak4642_hpout_mixer_controls[0], | |
170 | ARRAY_SIZE(ak4642_hpout_mixer_controls)), | |
171 | ||
172 | SND_SOC_DAPM_MIXER("HPOUTR Mixer", PW_MGMT2, 4, 0, | |
173 | &ak4642_hpout_mixer_controls[0], | |
174 | ARRAY_SIZE(ak4642_hpout_mixer_controls)), | |
175 | ||
e8c83dbf KM |
176 | SND_SOC_DAPM_MIXER("LINEOUT Mixer", PW_MGMT1, 3, 0, |
177 | &ak4642_lout_mixer_controls[0], | |
178 | ARRAY_SIZE(ak4642_lout_mixer_controls)), | |
179 | ||
24747dae KM |
180 | /* DAC */ |
181 | SND_SOC_DAPM_DAC("DAC", "HiFi Playback", PW_MGMT1, 2, 0), | |
182 | }; | |
183 | ||
184 | static const struct snd_soc_dapm_route ak4642_intercon[] = { | |
185 | ||
186 | /* Outputs */ | |
187 | {"HPOUTL", NULL, "HPOUTL Mixer"}, | |
188 | {"HPOUTR", NULL, "HPOUTR Mixer"}, | |
e8c83dbf | 189 | {"LINEOUT", NULL, "LINEOUT Mixer"}, |
24747dae KM |
190 | |
191 | {"HPOUTL Mixer", "DACH", "DAC"}, | |
192 | {"HPOUTR Mixer", "DACH", "DAC"}, | |
e8c83dbf | 193 | {"LINEOUT Mixer", "DACL", "DAC"}, |
24747dae | 194 | }; |
a300de3c | 195 | |
a3a83d9a KM |
196 | /* codec private data */ |
197 | struct ak4642_priv { | |
f0fba2ad LG |
198 | unsigned int sysclk; |
199 | enum snd_soc_control_type control_type; | |
a3a83d9a KM |
200 | }; |
201 | ||
a3a83d9a KM |
202 | /* |
203 | * ak4642 register cache | |
204 | */ | |
a9317e8b | 205 | static const u8 ak4642_reg[] = { |
19b115e5 KM |
206 | 0x00, 0x00, 0x01, 0x00, |
207 | 0x02, 0x00, 0x00, 0x00, | |
208 | 0xe1, 0xe1, 0x18, 0x00, | |
209 | 0xe1, 0x18, 0x11, 0x08, | |
210 | 0x00, 0x00, 0x00, 0x00, | |
211 | 0x00, 0x00, 0x00, 0x00, | |
212 | 0x00, 0x00, 0x00, 0x00, | |
213 | 0x00, 0x00, 0x00, 0x00, | |
214 | 0x00, 0x00, 0x00, 0x00, | |
215 | 0x00, | |
a3a83d9a KM |
216 | }; |
217 | ||
a9317e8b KM |
218 | static const u8 ak4648_reg[] = { |
219 | 0x00, 0x00, 0x01, 0x00, | |
220 | 0x02, 0x00, 0x00, 0x00, | |
221 | 0xe1, 0xe1, 0x18, 0x00, | |
222 | 0xe1, 0x18, 0x11, 0xb8, | |
223 | 0x00, 0x00, 0x00, 0x00, | |
224 | 0x00, 0x00, 0x00, 0x00, | |
225 | 0x00, 0x00, 0x00, 0x00, | |
226 | 0x00, 0x00, 0x00, 0x00, | |
227 | 0x00, 0x00, 0x00, 0x00, | |
228 | 0x00, 0x88, 0x88, 0x08, | |
229 | }; | |
230 | ||
a3a83d9a KM |
231 | static int ak4642_dai_startup(struct snd_pcm_substream *substream, |
232 | struct snd_soc_dai *dai) | |
233 | { | |
234 | int is_play = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; | |
235 | struct snd_soc_codec *codec = dai->codec; | |
236 | ||
237 | if (is_play) { | |
238 | /* | |
239 | * start headphone output | |
240 | * | |
241 | * PLL, Master Mode | |
242 | * Audio I/F Format :MSB justified (ADC & DAC) | |
a3a83d9a KM |
243 | * Bass Boost Level : Middle |
244 | * | |
245 | * This operation came from example code of | |
246 | * "ASAHI KASEI AK4642" (japanese) manual p97. | |
a3a83d9a | 247 | */ |
b91470bb AL |
248 | snd_soc_write(codec, L_IVC, 0x91); /* volume */ |
249 | snd_soc_write(codec, R_IVC, 0x91); /* volume */ | |
a3a83d9a KM |
250 | } else { |
251 | /* | |
252 | * start stereo input | |
253 | * | |
254 | * PLL Master Mode | |
255 | * Audio I/F Format:MSB justified (ADC & DAC) | |
a3a83d9a KM |
256 | * Pre MIC AMP:+20dB |
257 | * MIC Power On | |
258 | * ALC setting:Refer to Table 35 | |
259 | * ALC bit=“1” | |
260 | * | |
261 | * This operation came from example code of | |
262 | * "ASAHI KASEI AK4642" (japanese) manual p94. | |
263 | */ | |
b91470bb AL |
264 | snd_soc_write(codec, SG_SL1, PMMP | MGAIN0); |
265 | snd_soc_write(codec, TIMER, ZTM(0x3) | WTM(0x3)); | |
266 | snd_soc_write(codec, ALC_CTL1, ALC | LMTH0); | |
ed2dd7da | 267 | snd_soc_update_bits(codec, PW_MGMT1, PMADL, PMADL); |
a3471239 | 268 | snd_soc_update_bits(codec, PW_MGMT3, PMADR, PMADR); |
a3a83d9a KM |
269 | } |
270 | ||
271 | return 0; | |
272 | } | |
273 | ||
274 | static void ak4642_dai_shutdown(struct snd_pcm_substream *substream, | |
275 | struct snd_soc_dai *dai) | |
276 | { | |
277 | int is_play = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; | |
278 | struct snd_soc_codec *codec = dai->codec; | |
279 | ||
280 | if (is_play) { | |
a3a83d9a KM |
281 | } else { |
282 | /* stop stereo input */ | |
a3471239 KM |
283 | snd_soc_update_bits(codec, PW_MGMT1, PMADL, 0); |
284 | snd_soc_update_bits(codec, PW_MGMT3, PMADR, 0); | |
285 | snd_soc_update_bits(codec, ALC_CTL1, ALC, 0); | |
a3a83d9a KM |
286 | } |
287 | } | |
288 | ||
289 | static int ak4642_dai_set_sysclk(struct snd_soc_dai *codec_dai, | |
290 | int clk_id, unsigned int freq, int dir) | |
291 | { | |
292 | struct snd_soc_codec *codec = codec_dai->codec; | |
4b6316b4 KM |
293 | u8 pll; |
294 | ||
295 | switch (freq) { | |
296 | case 11289600: | |
297 | pll = PLL2; | |
298 | break; | |
299 | case 12288000: | |
300 | pll = PLL2 | PLL0; | |
301 | break; | |
302 | case 12000000: | |
303 | pll = PLL2 | PLL1; | |
304 | break; | |
305 | case 24000000: | |
306 | pll = PLL2 | PLL1 | PLL0; | |
307 | break; | |
308 | case 13500000: | |
309 | pll = PLL3 | PLL2; | |
310 | break; | |
311 | case 27000000: | |
312 | pll = PLL3 | PLL2 | PLL0; | |
313 | break; | |
314 | default: | |
315 | return -EINVAL; | |
316 | } | |
317 | snd_soc_update_bits(codec, MD_CTL1, PLL_MASK, pll); | |
a3a83d9a | 318 | |
a3a83d9a KM |
319 | return 0; |
320 | } | |
321 | ||
0643ce8f KM |
322 | static int ak4642_dai_set_fmt(struct snd_soc_dai *dai, unsigned int fmt) |
323 | { | |
324 | struct snd_soc_codec *codec = dai->codec; | |
325 | u8 data; | |
326 | u8 bcko; | |
327 | ||
328 | data = MCKO | PMPLL; /* use MCKO */ | |
329 | bcko = 0; | |
330 | ||
331 | /* set master/slave audio interface */ | |
332 | switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { | |
333 | case SND_SOC_DAIFMT_CBM_CFM: | |
334 | data |= MS; | |
335 | bcko = BCKO_64; | |
336 | break; | |
337 | case SND_SOC_DAIFMT_CBS_CFS: | |
338 | break; | |
339 | default: | |
340 | return -EINVAL; | |
341 | } | |
bd7fdbca | 342 | snd_soc_update_bits(codec, PW_MGMT2, MS | MCKO | PMPLL, data); |
0643ce8f KM |
343 | snd_soc_update_bits(codec, MD_CTL1, BCKO_MASK, bcko); |
344 | ||
cb9c130a KM |
345 | /* format type */ |
346 | data = 0; | |
347 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { | |
348 | case SND_SOC_DAIFMT_LEFT_J: | |
349 | data = LEFT_J; | |
350 | break; | |
351 | case SND_SOC_DAIFMT_I2S: | |
352 | data = I2S; | |
353 | break; | |
354 | /* FIXME | |
355 | * Please add RIGHT_J / DSP support here | |
356 | */ | |
357 | default: | |
358 | return -EINVAL; | |
359 | break; | |
360 | } | |
361 | snd_soc_update_bits(codec, MD_CTL1, DIF_MASK, data); | |
362 | ||
0643ce8f KM |
363 | return 0; |
364 | } | |
365 | ||
1ad747ca KM |
366 | static int ak4642_dai_hw_params(struct snd_pcm_substream *substream, |
367 | struct snd_pcm_hw_params *params, | |
368 | struct snd_soc_dai *dai) | |
369 | { | |
370 | struct snd_soc_codec *codec = dai->codec; | |
371 | u8 rate; | |
372 | ||
373 | switch (params_rate(params)) { | |
374 | case 7350: | |
375 | rate = FS2; | |
376 | break; | |
377 | case 8000: | |
378 | rate = 0; | |
379 | break; | |
380 | case 11025: | |
381 | rate = FS2 | FS0; | |
382 | break; | |
383 | case 12000: | |
384 | rate = FS0; | |
385 | break; | |
386 | case 14700: | |
387 | rate = FS2 | FS1; | |
388 | break; | |
389 | case 16000: | |
390 | rate = FS1; | |
391 | break; | |
392 | case 22050: | |
393 | rate = FS2 | FS1 | FS0; | |
394 | break; | |
395 | case 24000: | |
396 | rate = FS1 | FS0; | |
397 | break; | |
398 | case 29400: | |
399 | rate = FS3 | FS2 | FS1; | |
400 | break; | |
401 | case 32000: | |
402 | rate = FS3 | FS1; | |
403 | break; | |
404 | case 44100: | |
405 | rate = FS3 | FS2 | FS1 | FS0; | |
406 | break; | |
407 | case 48000: | |
408 | rate = FS3 | FS1 | FS0; | |
409 | break; | |
410 | default: | |
411 | return -EINVAL; | |
412 | break; | |
413 | } | |
414 | snd_soc_update_bits(codec, MD_CTL2, FS_MASK, rate); | |
a3a83d9a | 415 | |
a3a83d9a KM |
416 | return 0; |
417 | } | |
418 | ||
ed2dd7da KM |
419 | static int ak4642_set_bias_level(struct snd_soc_codec *codec, |
420 | enum snd_soc_bias_level level) | |
421 | { | |
422 | switch (level) { | |
423 | case SND_SOC_BIAS_OFF: | |
424 | snd_soc_write(codec, PW_MGMT1, 0x00); | |
425 | break; | |
426 | default: | |
427 | snd_soc_update_bits(codec, PW_MGMT1, PMVCM, PMVCM); | |
428 | break; | |
429 | } | |
430 | codec->dapm.bias_level = level; | |
431 | ||
432 | return 0; | |
433 | } | |
434 | ||
85e7652d | 435 | static const struct snd_soc_dai_ops ak4642_dai_ops = { |
a3a83d9a KM |
436 | .startup = ak4642_dai_startup, |
437 | .shutdown = ak4642_dai_shutdown, | |
438 | .set_sysclk = ak4642_dai_set_sysclk, | |
0643ce8f | 439 | .set_fmt = ak4642_dai_set_fmt, |
1ad747ca | 440 | .hw_params = ak4642_dai_hw_params, |
a3a83d9a KM |
441 | }; |
442 | ||
f0fba2ad LG |
443 | static struct snd_soc_dai_driver ak4642_dai = { |
444 | .name = "ak4642-hifi", | |
a3a83d9a KM |
445 | .playback = { |
446 | .stream_name = "Playback", | |
447 | .channels_min = 1, | |
448 | .channels_max = 2, | |
449 | .rates = SNDRV_PCM_RATE_8000_48000, | |
450 | .formats = SNDRV_PCM_FMTBIT_S16_LE }, | |
451 | .capture = { | |
452 | .stream_name = "Capture", | |
453 | .channels_min = 1, | |
454 | .channels_max = 2, | |
455 | .rates = SNDRV_PCM_RATE_8000_48000, | |
456 | .formats = SNDRV_PCM_FMTBIT_S16_LE }, | |
457 | .ops = &ak4642_dai_ops, | |
1ad747ca | 458 | .symmetric_rates = 1, |
a3a83d9a | 459 | }; |
a3a83d9a | 460 | |
f0fba2ad | 461 | static int ak4642_resume(struct snd_soc_codec *codec) |
a3a83d9a | 462 | { |
b91470bb | 463 | snd_soc_cache_sync(codec); |
a3a83d9a KM |
464 | return 0; |
465 | } | |
466 | ||
f0fba2ad LG |
467 | |
468 | static int ak4642_probe(struct snd_soc_codec *codec) | |
a3a83d9a | 469 | { |
f0fba2ad | 470 | struct ak4642_priv *ak4642 = snd_soc_codec_get_drvdata(codec); |
b91470bb | 471 | int ret; |
a3a83d9a | 472 | |
b91470bb AL |
473 | ret = snd_soc_codec_set_cache_io(codec, 8, 8, ak4642->control_type); |
474 | if (ret < 0) { | |
475 | dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret); | |
476 | return ret; | |
477 | } | |
a3a83d9a | 478 | |
73bb379f KM |
479 | snd_soc_add_controls(codec, ak4642_snd_controls, |
480 | ARRAY_SIZE(ak4642_snd_controls)); | |
a3a83d9a | 481 | |
ed2dd7da KM |
482 | ak4642_set_bias_level(codec, SND_SOC_BIAS_STANDBY); |
483 | ||
484 | return 0; | |
485 | } | |
486 | ||
487 | static int ak4642_remove(struct snd_soc_codec *codec) | |
488 | { | |
489 | ak4642_set_bias_level(codec, SND_SOC_BIAS_OFF); | |
f0fba2ad | 490 | return 0; |
a3a83d9a KM |
491 | } |
492 | ||
f0fba2ad | 493 | static struct snd_soc_codec_driver soc_codec_dev_ak4642 = { |
0ce75aa4 | 494 | .probe = ak4642_probe, |
ed2dd7da | 495 | .remove = ak4642_remove, |
0ce75aa4 | 496 | .resume = ak4642_resume, |
ed2dd7da | 497 | .set_bias_level = ak4642_set_bias_level, |
a9317e8b KM |
498 | .reg_cache_default = ak4642_reg, /* ak4642 reg */ |
499 | .reg_cache_size = ARRAY_SIZE(ak4642_reg), /* ak4642 reg */ | |
500 | .reg_word_size = sizeof(u8), | |
501 | .dapm_widgets = ak4642_dapm_widgets, | |
502 | .num_dapm_widgets = ARRAY_SIZE(ak4642_dapm_widgets), | |
503 | .dapm_routes = ak4642_intercon, | |
504 | .num_dapm_routes = ARRAY_SIZE(ak4642_intercon), | |
505 | }; | |
506 | ||
507 | static struct snd_soc_codec_driver soc_codec_dev_ak4648 = { | |
508 | .probe = ak4642_probe, | |
509 | .remove = ak4642_remove, | |
510 | .resume = ak4642_resume, | |
511 | .set_bias_level = ak4642_set_bias_level, | |
512 | .reg_cache_default = ak4648_reg, /* ak4648 reg */ | |
513 | .reg_cache_size = ARRAY_SIZE(ak4648_reg), /* ak4648 reg */ | |
0ce75aa4 | 514 | .reg_word_size = sizeof(u8), |
24747dae KM |
515 | .dapm_widgets = ak4642_dapm_widgets, |
516 | .num_dapm_widgets = ARRAY_SIZE(ak4642_dapm_widgets), | |
517 | .dapm_routes = ak4642_intercon, | |
518 | .num_dapm_routes = ARRAY_SIZE(ak4642_intercon), | |
f0fba2ad LG |
519 | }; |
520 | ||
a3a83d9a | 521 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) |
f0fba2ad LG |
522 | static __devinit int ak4642_i2c_probe(struct i2c_client *i2c, |
523 | const struct i2c_device_id *id) | |
a3a83d9a KM |
524 | { |
525 | struct ak4642_priv *ak4642; | |
a3a83d9a KM |
526 | int ret; |
527 | ||
528 | ak4642 = kzalloc(sizeof(struct ak4642_priv), GFP_KERNEL); | |
0ce75aa4 | 529 | if (!ak4642) |
a3a83d9a KM |
530 | return -ENOMEM; |
531 | ||
a3a83d9a | 532 | i2c_set_clientdata(i2c, ak4642); |
f0fba2ad | 533 | ak4642->control_type = SND_SOC_I2C; |
a3a83d9a | 534 | |
f0fba2ad | 535 | ret = snd_soc_register_codec(&i2c->dev, |
a9317e8b KM |
536 | (struct snd_soc_codec_driver *)id->driver_data, |
537 | &ak4642_dai, 1); | |
f0fba2ad | 538 | if (ret < 0) |
7bcaad91 | 539 | kfree(ak4642); |
a3a83d9a KM |
540 | return ret; |
541 | } | |
542 | ||
f0fba2ad | 543 | static __devexit int ak4642_i2c_remove(struct i2c_client *client) |
a3a83d9a | 544 | { |
f0fba2ad LG |
545 | snd_soc_unregister_codec(&client->dev); |
546 | kfree(i2c_get_clientdata(client)); | |
a3a83d9a KM |
547 | return 0; |
548 | } | |
549 | ||
550 | static const struct i2c_device_id ak4642_i2c_id[] = { | |
a9317e8b KM |
551 | { "ak4642", (kernel_ulong_t)&soc_codec_dev_ak4642 }, |
552 | { "ak4643", (kernel_ulong_t)&soc_codec_dev_ak4642 }, | |
553 | { "ak4648", (kernel_ulong_t)&soc_codec_dev_ak4648 }, | |
a3a83d9a KM |
554 | { } |
555 | }; | |
556 | MODULE_DEVICE_TABLE(i2c, ak4642_i2c_id); | |
557 | ||
558 | static struct i2c_driver ak4642_i2c_driver = { | |
559 | .driver = { | |
f0fba2ad | 560 | .name = "ak4642-codec", |
a3a83d9a KM |
561 | .owner = THIS_MODULE, |
562 | }, | |
0ce75aa4 KM |
563 | .probe = ak4642_i2c_probe, |
564 | .remove = __devexit_p(ak4642_i2c_remove), | |
565 | .id_table = ak4642_i2c_id, | |
a3a83d9a | 566 | }; |
a3a83d9a KM |
567 | #endif |
568 | ||
a3a83d9a KM |
569 | static int __init ak4642_modinit(void) |
570 | { | |
1cf86f6f | 571 | int ret = 0; |
a3a83d9a KM |
572 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) |
573 | ret = i2c_add_driver(&ak4642_i2c_driver); | |
574 | #endif | |
575 | return ret; | |
576 | ||
577 | } | |
578 | module_init(ak4642_modinit); | |
579 | ||
580 | static void __exit ak4642_exit(void) | |
581 | { | |
582 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) | |
583 | i2c_del_driver(&ak4642_i2c_driver); | |
584 | #endif | |
585 | ||
586 | } | |
587 | module_exit(ak4642_exit); | |
588 | ||
589 | MODULE_DESCRIPTION("Soc AK4642 driver"); | |
590 | MODULE_AUTHOR("Kuninori Morimoto <morimoto.kuninori@renesas.com>"); | |
591 | MODULE_LICENSE("GPL"); |