[deliverable/linux.git] / sound / soc / codecs / cs35l32.c

/*
 * cs35l32.c -- CS35L32 ALSA SoC audio driver
 *
 * Copyright 2014 CirrusLogic, Inc.
 *
 * Author: Brian Austin <brian.austin@cirrus.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/version.h>
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/delay.h>
#include <linux/i2c.h>
#include <linux/gpio.h>
#include <linux/regmap.h>
#include <linux/slab.h>
#include <linux/platform_device.h>
#include <linux/regulator/consumer.h>
#include <linux/gpio/consumer.h>
#include <linux/of_device.h>
#include <sound/core.h>
#include <sound/pcm.h>
#include <sound/pcm_params.h>
#include <sound/soc.h>
#include <sound/soc-dapm.h>
#include <sound/initval.h>
#include <sound/tlv.h>
#include <dt-bindings/sound/cs35l32.h>

#include "cs35l32.h"

#define CS35L32_NUM_SUPPLIES 2
static const char *const cs35l32_supply_names[CS35L32_NUM_SUPPLIES] = {
	"VA",
	"VP",
};

struct  cs35l32_private {
	struct regmap *regmap;
	struct snd_soc_codec *codec;
	struct regulator_bulk_data supplies[CS35L32_NUM_SUPPLIES];
	struct cs35l32_platform_data pdata;
	struct gpio_desc *reset_gpio;
};

static const struct reg_default cs35l32_reg_defaults[] = {

	{ 0x06, 0x04 }, /* Power Ctl 1 */
	{ 0x07, 0xE8 }, /* Power Ctl 2 */
	{ 0x08, 0x40 }, /* Clock Ctl */
	{ 0x09, 0x20 }, /* Low Battery Threshold */
	{ 0x0A, 0x00 }, /* Voltage Monitor [RO] */
	{ 0x0B, 0x40 }, /* Conv Peak Curr Protection CTL */
	{ 0x0C, 0x07 }, /* IMON Scaling */
	{ 0x0D, 0x03 }, /* Audio/LED Pwr Manager */
	{ 0x0F, 0x20 }, /* Serial Port Control */
	{ 0x10, 0x14 }, /* Class D Amp CTL */
	{ 0x11, 0x00 }, /* Protection Release CTL */
	{ 0x12, 0xFF }, /* Interrupt Mask 1 */
	{ 0x13, 0xFF }, /* Interrupt Mask 2 */
	{ 0x14, 0xFF }, /* Interrupt Mask 3 */
	{ 0x19, 0x00 }, /* LED Flash Mode Current */
	{ 0x1A, 0x00 }, /* LED Movie Mode Current */
	{ 0x1B, 0x20 }, /* LED Flash Timer */
	{ 0x1C, 0x00 }, /* LED Flash Inhibit Current */
};

static bool cs35l32_readable_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case CS35L32_DEVID_AB:
	case CS35L32_DEVID_CD:
	case CS35L32_DEVID_E:
	case CS35L32_FAB_ID:
	case CS35L32_REV_ID:
	case CS35L32_PWRCTL1:
	case CS35L32_PWRCTL2:
	case CS35L32_CLK_CTL:
	case CS35L32_BATT_THRESHOLD:
	case CS35L32_VMON:
	case CS35L32_BST_CPCP_CTL:
	case CS35L32_IMON_SCALING:
	case CS35L32_AUDIO_LED_MNGR:
	case CS35L32_ADSP_CTL:
	case CS35L32_CLASSD_CTL:
	case CS35L32_PROTECT_CTL:
	case CS35L32_INT_MASK_1:
	case CS35L32_INT_MASK_2:
	case CS35L32_INT_MASK_3:
	case CS35L32_INT_STATUS_1:
	case CS35L32_INT_STATUS_2:
	case CS35L32_INT_STATUS_3:
	case CS35L32_LED_STATUS:
	case CS35L32_FLASH_MODE:
	case CS35L32_MOVIE_MODE:
	case CS35L32_FLASH_TIMER:
	case CS35L32_FLASH_INHIBIT:
		return true;
	default:
		return false;
	}
}

static bool cs35l32_volatile_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case CS35L32_DEVID_AB:
	case CS35L32_DEVID_CD:
	case CS35L32_DEVID_E:
	case CS35L32_FAB_ID:
	case CS35L32_REV_ID:
	case CS35L32_INT_STATUS_1:
	case CS35L32_INT_STATUS_2:
	case CS35L32_INT_STATUS_3:
	case CS35L32_LED_STATUS:
		return true;
	default:
		return false;
	}
}

static bool cs35l32_precious_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case CS35L32_INT_STATUS_1:
	case CS35L32_INT_STATUS_2:
	case CS35L32_INT_STATUS_3:
	case CS35L32_LED_STATUS:
		return true;
	default:
		return false;
	}
}

static DECLARE_TLV_DB_SCALE(classd_ctl_tlv, 900, 300, 0);

static const struct snd_kcontrol_new imon_ctl =
	SOC_DAPM_SINGLE("Switch", CS35L32_PWRCTL2, 6, 1, 1);

static const struct snd_kcontrol_new vmon_ctl =
	SOC_DAPM_SINGLE("Switch", CS35L32_PWRCTL2, 7, 1, 1);

static const struct snd_kcontrol_new vpmon_ctl =
	SOC_DAPM_SINGLE("Switch", CS35L32_PWRCTL2, 5, 1, 1);

static const struct snd_kcontrol_new cs35l32_snd_controls[] = {
	SOC_SINGLE_TLV("Speaker Volume", CS35L32_CLASSD_CTL,
		       3, 0x04, 1, classd_ctl_tlv),
	SOC_SINGLE("Zero Cross Switch", CS35L32_CLASSD_CTL, 2, 1, 0),
	SOC_SINGLE("Gain Manager Switch", CS35L32_AUDIO_LED_MNGR, 3, 1, 0),
};

static const struct snd_soc_dapm_widget cs35l32_dapm_widgets[] = {

	SND_SOC_DAPM_SUPPLY("BOOST", CS35L32_PWRCTL1, 2, 1, NULL, 0),
	SND_SOC_DAPM_OUT_DRV("Speaker", CS35L32_PWRCTL1, 7, 1, NULL, 0),

	SND_SOC_DAPM_AIF_OUT("SDOUT", NULL, 0, CS35L32_PWRCTL2, 3, 1),

	SND_SOC_DAPM_INPUT("VP"),
	SND_SOC_DAPM_INPUT("ISENSE"),
	SND_SOC_DAPM_INPUT("VSENSE"),

	SND_SOC_DAPM_SWITCH("VMON ADC", CS35L32_PWRCTL2, 7, 1, &vmon_ctl),
	SND_SOC_DAPM_SWITCH("IMON ADC", CS35L32_PWRCTL2, 6, 1, &imon_ctl),
	SND_SOC_DAPM_SWITCH("VPMON ADC", CS35L32_PWRCTL2, 5, 1, &vpmon_ctl),
};

static const struct snd_soc_dapm_route cs35l32_audio_map[] = {

	{"Speaker", NULL, "BOOST"},

	{"VMON ADC", NULL, "VSENSE"},
	{"IMON ADC", NULL, "ISENSE"},
	{"VPMON ADC", NULL, "VP"},

	{"SDOUT", "Switch", "VMON ADC"},
	{"SDOUT",  "Switch", "IMON ADC"},
	{"SDOUT", "Switch", "VPMON ADC"},

	{"Capture", NULL, "SDOUT"},
};

static int cs35l32_set_dai_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt)
{
	struct snd_soc_codec *codec = codec_dai->codec;

	switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
	case SND_SOC_DAIFMT_CBM_CFM:
		snd_soc_update_bits(codec, CS35L32_ADSP_CTL,
				    CS35L32_ADSP_MASTER_MASK,
				CS35L32_ADSP_MASTER_MASK);
		break;
	case SND_SOC_DAIFMT_CBS_CFS:
		snd_soc_update_bits(codec, CS35L32_ADSP_CTL,
				    CS35L32_ADSP_MASTER_MASK, 0);
		break;
	default:
		return -EINVAL;
	}

	return 0;
}

static int cs35l32_set_tristate(struct snd_soc_dai *dai, int tristate)
{
	struct snd_soc_codec *codec = dai->codec;

	return snd_soc_update_bits(codec, CS35L32_PWRCTL2,
					CS35L32_SDOUT_3ST, tristate << 3);
}

static const struct snd_soc_dai_ops cs35l32_ops = {
	.set_fmt = cs35l32_set_dai_fmt,
	.set_tristate = cs35l32_set_tristate,
};

static struct snd_soc_dai_driver cs35l32_dai[] = {
	{
		.name = "cs35l32-monitor",
		.id = 0,
		.capture = {
			.stream_name = "Capture",
			.channels_min = 2,
			.channels_max = 2,
			.rates = CS35L32_RATES,
			.formats = CS35L32_FORMATS,
		},
		.ops = &cs35l32_ops,
		.symmetric_rates = 1,
	}
};

static int cs35l32_codec_set_sysclk(struct snd_soc_codec *codec,
			      int clk_id, int source, unsigned int freq, int dir)
{
	unsigned int val;

	switch (freq) {
	case 6000000:
		val = CS35L32_MCLK_RATIO;
		break;
	case 12000000:
		val = CS35L32_MCLK_DIV2_MASK | CS35L32_MCLK_RATIO;
		break;
	case 6144000:
		val = 0;
		break;
	case 12288000:
		val = CS35L32_MCLK_DIV2_MASK;
		break;
	default:
		return -EINVAL;
	}

	return snd_soc_update_bits(codec, CS35L32_CLK_CTL,
			CS35L32_MCLK_DIV2_MASK | CS35L32_MCLK_RATIO_MASK, val);
}

static struct snd_soc_codec_driver soc_codec_dev_cs35l32 = {
	.set_sysclk = cs35l32_codec_set_sysclk,

	.dapm_widgets = cs35l32_dapm_widgets,
	.num_dapm_widgets = ARRAY_SIZE(cs35l32_dapm_widgets),
	.dapm_routes = cs35l32_audio_map,
	.num_dapm_routes = ARRAY_SIZE(cs35l32_audio_map),

	.controls = cs35l32_snd_controls,
	.num_controls = ARRAY_SIZE(cs35l32_snd_controls),
};

/* Current and threshold powerup sequence Pg37 in datasheet */
static const struct reg_default cs35l32_monitor_patch[] = {

	{ 0x00, 0x99 },
	{ 0x48, 0x17 },
	{ 0x49, 0x56 },
	{ 0x43, 0x01 },
	{ 0x3B, 0x62 },
	{ 0x3C, 0x80 },
	{ 0x00, 0x00 },
};

static struct regmap_config cs35l32_regmap = {
	.reg_bits = 8,
	.val_bits = 8,

	.max_register = CS35L32_MAX_REGISTER,
	.reg_defaults = cs35l32_reg_defaults,
	.num_reg_defaults = ARRAY_SIZE(cs35l32_reg_defaults),
	.volatile_reg = cs35l32_volatile_register,
	.readable_reg = cs35l32_readable_register,
	.precious_reg = cs35l32_precious_register,
	.cache_type = REGCACHE_RBTREE,
};

static int cs35l32_handle_of_data(struct i2c_client *i2c_client,
				    struct cs35l32_platform_data *pdata)
{
	struct device_node *np = i2c_client->dev.of_node;
	unsigned int val;

	if (of_property_read_u32(np, "cirrus,sdout-share", &val) >= 0)
		pdata->sdout_share = val;

	of_property_read_u32(np, "cirrus,boost-manager", &val);
	switch (val) {
	case CS35L32_BOOST_MGR_AUTO:
	case CS35L32_BOOST_MGR_AUTO_AUDIO:
	case CS35L32_BOOST_MGR_BYPASS:
	case CS35L32_BOOST_MGR_FIXED:
		pdata->boost_mng = val;
		break;
	default:
		dev_err(&i2c_client->dev,
			"Wrong cirrus,boost-manager DT value %d\n", val);
		pdata->boost_mng = CS35L32_BOOST_MGR_BYPASS;
	}

	of_property_read_u32(np, "cirrus,sdout-datacfg", &val);
	switch (val) {
	case CS35L32_DATA_CFG_LR_VP:
	case CS35L32_DATA_CFG_LR_STAT:
	case CS35L32_DATA_CFG_LR:
	case CS35L32_DATA_CFG_LR_VPSTAT:
		pdata->sdout_datacfg = val;
		break;
	default:
		dev_err(&i2c_client->dev,
			"Wrong cirrus,sdout-datacfg DT value %d\n", val);
		pdata->sdout_datacfg = CS35L32_DATA_CFG_LR;
	}

	of_property_read_u32(np, "cirrus,battery-threshold", &val);
	switch (val) {
	case CS35L32_BATT_THRESH_3_1V:
	case CS35L32_BATT_THRESH_3_2V:
	case CS35L32_BATT_THRESH_3_3V:
	case CS35L32_BATT_THRESH_3_4V:
		pdata->batt_thresh = val;
		break;
	default:
		dev_err(&i2c_client->dev,
			"Wrong cirrus,battery-threshold DT value %d\n", val);
		pdata->batt_thresh = CS35L32_BATT_THRESH_3_3V;
	}

	of_property_read_u32(np, "cirrus,battery-recovery", &val);
	switch (val) {
	case CS35L32_BATT_RECOV_3_1V:
	case CS35L32_BATT_RECOV_3_2V:
	case CS35L32_BATT_RECOV_3_3V:
	case CS35L32_BATT_RECOV_3_4V:
	case CS35L32_BATT_RECOV_3_5V:
	case CS35L32_BATT_RECOV_3_6V:
		pdata->batt_recov = val;
		break;
	default:
		dev_err(&i2c_client->dev,
			"Wrong cirrus,battery-recovery DT value %d\n", val);
		pdata->batt_recov = CS35L32_BATT_RECOV_3_4V;
	}

	return 0;
}

static int cs35l32_i2c_probe(struct i2c_client *i2c_client,
				       const struct i2c_device_id *id)
{
	struct cs35l32_private *cs35l32;
	struct cs35l32_platform_data *pdata =
		dev_get_platdata(&i2c_client->dev);
	int ret, i;
	unsigned int devid = 0;
	unsigned int reg;


	cs35l32 = devm_kzalloc(&i2c_client->dev, sizeof(struct cs35l32_private),
			       GFP_KERNEL);
	if (!cs35l32) {
		dev_err(&i2c_client->dev, "could not allocate codec\n");
		return -ENOMEM;
	}

	i2c_set_clientdata(i2c_client, cs35l32);

	cs35l32->regmap = devm_regmap_init_i2c(i2c_client, &cs35l32_regmap);
	if (IS_ERR(cs35l32->regmap)) {
		ret = PTR_ERR(cs35l32->regmap);
		dev_err(&i2c_client->dev, "regmap_init() failed: %d\n", ret);
		return ret;
	}

	if (pdata) {
		cs35l32->pdata = *pdata;
	} else {
		pdata = devm_kzalloc(&i2c_client->dev,
				     sizeof(struct cs35l32_platform_data),
				GFP_KERNEL);
		if (!pdata) {
			dev_err(&i2c_client->dev, "could not allocate pdata\n");
			return -ENOMEM;
		}
		if (i2c_client->dev.of_node) {
			ret = cs35l32_handle_of_data(i2c_client,
						     &cs35l32->pdata);
			if (ret != 0)
				return ret;
		}
	}

	for (i = 0; i < ARRAY_SIZE(cs35l32->supplies); i++)
		cs35l32->supplies[i].supply = cs35l32_supply_names[i];

	ret = devm_regulator_bulk_get(&i2c_client->dev,
				      ARRAY_SIZE(cs35l32->supplies),
				      cs35l32->supplies);
	if (ret != 0) {
		dev_err(&i2c_client->dev,
			"Failed to request supplies: %d\n", ret);
		return ret;
	}

	ret = regulator_bulk_enable(ARRAY_SIZE(cs35l32->supplies),
				    cs35l32->supplies);
	if (ret != 0) {
		dev_err(&i2c_client->dev,
			"Failed to enable supplies: %d\n", ret);
		return ret;
	}

	/* Reset the Device */
	cs35l32->reset_gpio = devm_gpiod_get(&i2c_client->dev,
		"reset-gpios");
	if (IS_ERR(cs35l32->reset_gpio)) {
		ret = PTR_ERR(cs35l32->reset_gpio);
		if (ret != -ENOENT && ret != -ENOSYS)
			return ret;

		cs35l32->reset_gpio = NULL;
	} else {
		ret = gpiod_direction_output(cs35l32->reset_gpio, 0);
		if (ret)
			return ret;
		gpiod_set_value_cansleep(cs35l32->reset_gpio, 1);
	}

	/* initialize codec */
	ret = regmap_read(cs35l32->regmap, CS35L32_DEVID_AB, &reg);
	devid = (reg & 0xFF) << 12;

	ret = regmap_read(cs35l32->regmap, CS35L32_DEVID_CD, &reg);
	devid |= (reg & 0xFF) << 4;

	ret = regmap_read(cs35l32->regmap, CS35L32_DEVID_E, &reg);
	devid |= (reg & 0xF0) >> 4;

	if (devid != CS35L32_CHIP_ID) {
		ret = -ENODEV;
		dev_err(&i2c_client->dev,
			"CS35L32 Device ID (%X). Expected %X\n",
			devid, CS35L32_CHIP_ID);
		return ret;
	}

	ret = regmap_read(cs35l32->regmap, CS35L32_REV_ID, &reg);
	if (ret < 0) {
		dev_err(&i2c_client->dev, "Get Revision ID failed\n");
		return ret;
	}

	ret = regmap_register_patch(cs35l32->regmap, cs35l32_monitor_patch,
				    ARRAY_SIZE(cs35l32_monitor_patch));
	if (ret < 0) {
		dev_err(&i2c_client->dev, "Failed to apply errata patch\n");
		return ret;
	}

	dev_info(&i2c_client->dev,
		 "Cirrus Logic CS35L32, Revision: %02X\n", reg & 0xFF);

	/* Setup VBOOST Management */
	if (cs35l32->pdata.boost_mng)
		regmap_update_bits(cs35l32->regmap, CS35L32_AUDIO_LED_MNGR,
				   CS35L32_BOOST_MASK,
				cs35l32->pdata.boost_mng);

	/* Setup ADSP Format Config */
	if (cs35l32->pdata.sdout_share)
		regmap_update_bits(cs35l32->regmap, CS35L32_ADSP_CTL,
				    CS35L32_ADSP_SHARE_MASK,
				cs35l32->pdata.sdout_share << 3);

	/* Setup ADSP Data Configuration */
	if (cs35l32->pdata.sdout_datacfg)
		regmap_update_bits(cs35l32->regmap, CS35L32_ADSP_CTL,
				   CS35L32_ADSP_DATACFG_MASK,
				cs35l32->pdata.sdout_datacfg << 4);

	/* Setup Low Battery Recovery  */
	if (cs35l32->pdata.batt_recov)
		regmap_update_bits(cs35l32->regmap, CS35L32_BATT_THRESHOLD,
				   CS35L32_BATT_REC_MASK,
				cs35l32->pdata.batt_recov << 1);

	/* Setup Low Battery Threshold */
	if (cs35l32->pdata.batt_thresh)
		regmap_update_bits(cs35l32->regmap, CS35L32_BATT_THRESHOLD,
				   CS35L32_BATT_THRESH_MASK,
				cs35l32->pdata.batt_thresh << 4);

	/* Power down the AMP */
	regmap_update_bits(cs35l32->regmap, CS35L32_PWRCTL1, CS35L32_PDN_AMP,
			    CS35L32_PDN_AMP);

	/* Clear MCLK Error Bit since we don't have the clock yet */
	ret = regmap_read(cs35l32->regmap, CS35L32_INT_STATUS_1, &reg);

	ret =  snd_soc_register_codec(&i2c_client->dev,
			&soc_codec_dev_cs35l32, cs35l32_dai,
			ARRAY_SIZE(cs35l32_dai));
	if (ret < 0)
		goto err_disable;

	return 0;

err_disable:
	regulator_bulk_disable(ARRAY_SIZE(cs35l32->supplies),
			       cs35l32->supplies);
	return ret;
}

static int cs35l32_i2c_remove(struct i2c_client *i2c_client)
{
	struct cs35l32_private *cs35l32 = i2c_get_clientdata(i2c_client);

	snd_soc_unregister_codec(&i2c_client->dev);

	/* Hold down reset */
	if (cs35l32->reset_gpio)
		gpiod_set_value_cansleep(cs35l32->reset_gpio, 0);

	return 0;
}

#ifdef CONFIG_PM
static int cs35l32_runtime_suspend(struct device *dev)
{
	struct cs35l32_private *cs35l32 = dev_get_drvdata(dev);

	regcache_cache_only(cs35l32->regmap, true);
	regcache_mark_dirty(cs35l32->regmap);

	/* Hold down reset */
	if (cs35l32->reset_gpio)
		gpiod_set_value_cansleep(cs35l32->reset_gpio, 0);

	/* remove power */
	regulator_bulk_disable(ARRAY_SIZE(cs35l32->supplies),
			       cs35l32->supplies);

	return 0;
}

static int cs35l32_runtime_resume(struct device *dev)
{
	struct cs35l32_private *cs35l32 = dev_get_drvdata(dev);
	int ret;

	/* Enable power */
	ret = regulator_bulk_enable(ARRAY_SIZE(cs35l32->supplies),
				    cs35l32->supplies);
	if (ret != 0) {
		dev_err(dev, "Failed to enable supplies: %d\n",
			ret);
		return ret;
	}

	if (cs35l32->reset_gpio)
		gpiod_set_value_cansleep(cs35l32->reset_gpio, 1);

	regcache_cache_only(cs35l32->regmap, false);
	regcache_sync(cs35l32->regmap);

	return 0;
}
#endif

static const struct dev_pm_ops cs35l32_runtime_pm = {
	SET_RUNTIME_PM_OPS(cs35l32_runtime_suspend, cs35l32_runtime_resume,
			   NULL)
};

static const struct of_device_id cs35l32_of_match[] = {
	{ .compatible = "cirrus,cs35l32", },
	{},
};
MODULE_DEVICE_TABLE(of, cs35l32_of_match);


static const struct i2c_device_id cs35l32_id[] = {
	{"cs35l32", 0},
	{}
};

MODULE_DEVICE_TABLE(i2c, cs35l32_id);

static struct i2c_driver cs35l32_i2c_driver = {
	.driver = {
		   .name = "cs35l32",
		   .owner = THIS_MODULE,
		   .pm = &cs35l32_runtime_pm,
		   .of_match_table = cs35l32_of_match,
		   },
	.id_table = cs35l32_id,
	.probe = cs35l32_i2c_probe,
	.remove = cs35l32_i2c_remove,
};

module_i2c_driver(cs35l32_i2c_driver);

MODULE_DESCRIPTION("ASoC CS35L32 driver");
MODULE_AUTHOR("Brian Austin, Cirrus Logic Inc, <brian.austin@cirrus.com>");
MODULE_LICENSE("GPL");
Commit	Line	Data
eef5bb24 BA	1	/*
	2	* cs35l32.c -- CS35L32 ALSA SoC audio driver
	3	*
	4	* Copyright 2014 CirrusLogic, Inc.
	5	*
	6	* Author: Brian Austin <brian.austin@cirrus.com>
	7	*
	8	* This program is free software; you can redistribute it and/or modify
	9	* it under the terms of the GNU General Public License version 2 as
	10	* published by the Free Software Foundation.
	11	*
	12	*/
	13
	14	#include <linux/module.h>
	15	#include <linux/moduleparam.h>
	16	#include <linux/version.h>
	17	#include <linux/kernel.h>
	18	#include <linux/init.h>
	19	#include <linux/delay.h>
	20	#include <linux/i2c.h>
	21	#include <linux/gpio.h>
	22	#include <linux/regmap.h>
	23	#include <linux/slab.h>
	24	#include <linux/platform_device.h>
	25	#include <linux/regulator/consumer.h>
	26	#include <linux/gpio/consumer.h>
	27	#include <linux/of_device.h>
eef5bb24 BA	28	#include <sound/core.h>
	29	#include <sound/pcm.h>
	30	#include <sound/pcm_params.h>
	31	#include <sound/soc.h>
	32	#include <sound/soc-dapm.h>
	33	#include <sound/initval.h>
	34	#include <sound/tlv.h>
	35	#include <dt-bindings/sound/cs35l32.h>
	36
	37	#include "cs35l32.h"
	38
	39	#define CS35L32_NUM_SUPPLIES 2
	40	static const char *const cs35l32_supply_names[CS35L32_NUM_SUPPLIES] = {
	41	"VA",
	42	"VP",
	43	};
	44
	45	struct cs35l32_private {
	46	struct regmap *regmap;
	47	struct snd_soc_codec *codec;
	48	struct regulator_bulk_data supplies[CS35L32_NUM_SUPPLIES];
	49	struct cs35l32_platform_data pdata;
	50	struct gpio_desc *reset_gpio;
	51	};
	52
	53	static const struct reg_default cs35l32_reg_defaults[] = {
	54
	55	{ 0x06, 0x04 }, /* Power Ctl 1 */
	56	{ 0x07, 0xE8 }, /* Power Ctl 2 */
	57	{ 0x08, 0x40 }, /* Clock Ctl */
	58	{ 0x09, 0x20 }, /* Low Battery Threshold */
	59	{ 0x0A, 0x00 }, /* Voltage Monitor [RO] */
	60	{ 0x0B, 0x40 }, /* Conv Peak Curr Protection CTL */
	61	{ 0x0C, 0x07 }, /* IMON Scaling */
	62	{ 0x0D, 0x03 }, /* Audio/LED Pwr Manager */
	63	{ 0x0F, 0x20 }, /* Serial Port Control */
	64	{ 0x10, 0x14 }, /* Class D Amp CTL */
	65	{ 0x11, 0x00 }, /* Protection Release CTL */
	66	{ 0x12, 0xFF }, /* Interrupt Mask 1 */
	67	{ 0x13, 0xFF }, /* Interrupt Mask 2 */
	68	{ 0x14, 0xFF }, /* Interrupt Mask 3 */
	69	{ 0x19, 0x00 }, /* LED Flash Mode Current */
	70	{ 0x1A, 0x00 }, /* LED Movie Mode Current */
	71	{ 0x1B, 0x20 }, /* LED Flash Timer */
	72	{ 0x1C, 0x00 }, /* LED Flash Inhibit Current */
	73	};
	74
	75	static bool cs35l32_readable_register(struct device *dev, unsigned int reg)
	76	{
	77	switch (reg) {
	78	case CS35L32_DEVID_AB:
	79	case CS35L32_DEVID_CD:
	80	case CS35L32_DEVID_E:
	81	case CS35L32_FAB_ID:
	82	case CS35L32_REV_ID:
	83	case CS35L32_PWRCTL1:
	84	case CS35L32_PWRCTL2:
	85	case CS35L32_CLK_CTL:
	86	case CS35L32_BATT_THRESHOLD:
	87	case CS35L32_VMON:
	88	case CS35L32_BST_CPCP_CTL:
	89	case CS35L32_IMON_SCALING:
	90	case CS35L32_AUDIO_LED_MNGR:
	91	case CS35L32_ADSP_CTL:
92	case CS35L32_CLASSD_CTL:
93	case CS35L32_PROTECT_CTL:
94	case CS35L32_INT_MASK_1:
95	case CS35L32_INT_MASK_2:
96	case CS35L32_INT_MASK_3:
97	case CS35L32_INT_STATUS_1:
98	case CS35L32_INT_STATUS_2:
99	case CS35L32_INT_STATUS_3:
100	case CS35L32_LED_STATUS:
101	case CS35L32_FLASH_MODE:
102	case CS35L32_MOVIE_MODE:
103	case CS35L32_FLASH_TIMER:
104	case CS35L32_FLASH_INHIBIT:
105	return true;
106	default:
107	return false;
108	}
109	}
110
111	static bool cs35l32_volatile_register(struct device *dev, unsigned int reg)
112	{
113	switch (reg) {
114	case CS35L32_DEVID_AB:
115	case CS35L32_DEVID_CD:
116	case CS35L32_DEVID_E:
117	case CS35L32_FAB_ID:
118	case CS35L32_REV_ID:
119	case CS35L32_INT_STATUS_1:
120	case CS35L32_INT_STATUS_2:
121	case CS35L32_INT_STATUS_3:
122	case CS35L32_LED_STATUS:
7eef0855	123	return true;
eef5bb24	124	default:
7eef0855	125	return false;
eef5bb24 BA	126	}
	127	}
	128
	129	static bool cs35l32_precious_register(struct device *dev, unsigned int reg)
	130	{
	131	switch (reg) {
	132	case CS35L32_INT_STATUS_1:
	133	case CS35L32_INT_STATUS_2:
	134	case CS35L32_INT_STATUS_3:
	135	case CS35L32_LED_STATUS:
7eef0855	136	return true;
eef5bb24	137	default:
7eef0855	138	return false;
eef5bb24 BA	139	}
	140	}
	141
	142	static DECLARE_TLV_DB_SCALE(classd_ctl_tlv, 900, 300, 0);
	143
	144	static const struct snd_kcontrol_new imon_ctl =
	145	SOC_DAPM_SINGLE("Switch", CS35L32_PWRCTL2, 6, 1, 1);
	146
	147	static const struct snd_kcontrol_new vmon_ctl =
	148	SOC_DAPM_SINGLE("Switch", CS35L32_PWRCTL2, 7, 1, 1);
	149
	150	static const struct snd_kcontrol_new vpmon_ctl =
	151	SOC_DAPM_SINGLE("Switch", CS35L32_PWRCTL2, 5, 1, 1);
	152
	153	static const struct snd_kcontrol_new cs35l32_snd_controls[] = {
	154	SOC_SINGLE_TLV("Speaker Volume", CS35L32_CLASSD_CTL,
	155	3, 0x04, 1, classd_ctl_tlv),
	156	SOC_SINGLE("Zero Cross Switch", CS35L32_CLASSD_CTL, 2, 1, 0),
	157	SOC_SINGLE("Gain Manager Switch", CS35L32_AUDIO_LED_MNGR, 3, 1, 0),
	158	};
	159
	160	static const struct snd_soc_dapm_widget cs35l32_dapm_widgets[] = {
	161
	162	SND_SOC_DAPM_SUPPLY("BOOST", CS35L32_PWRCTL1, 2, 1, NULL, 0),
	163	SND_SOC_DAPM_OUT_DRV("Speaker", CS35L32_PWRCTL1, 7, 1, NULL, 0),
	164
	165	SND_SOC_DAPM_AIF_OUT("SDOUT", NULL, 0, CS35L32_PWRCTL2, 3, 1),
	166
	167	SND_SOC_DAPM_INPUT("VP"),
	168	SND_SOC_DAPM_INPUT("ISENSE"),
	169	SND_SOC_DAPM_INPUT("VSENSE"),
	170
	171	SND_SOC_DAPM_SWITCH("VMON ADC", CS35L32_PWRCTL2, 7, 1, &vmon_ctl),
	172	SND_SOC_DAPM_SWITCH("IMON ADC", CS35L32_PWRCTL2, 6, 1, &imon_ctl),
	173	SND_SOC_DAPM_SWITCH("VPMON ADC", CS35L32_PWRCTL2, 5, 1, &vpmon_ctl),
	174	};
	175
	176	static const struct snd_soc_dapm_route cs35l32_audio_map[] = {
	177
	178	{"Speaker", NULL, "BOOST"},
	179
	180	{"VMON ADC", NULL, "VSENSE"},
	181	{"IMON ADC", NULL, "ISENSE"},
	182	{"VPMON ADC", NULL, "VP"},
	183
	184	{"SDOUT", "Switch", "VMON ADC"},
	185	{"SDOUT", "Switch", "IMON ADC"},
	186	{"SDOUT", "Switch", "VPMON ADC"},
	187
	188	{"Capture", NULL, "SDOUT"},
	189	};
	190
	191	static int cs35l32_set_dai_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt)
	192	{
	193	struct snd_soc_codec *codec = codec_dai->codec;
	194
	195	switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
	196	case SND_SOC_DAIFMT_CBM_CFM:
	197	snd_soc_update_bits(codec, CS35L32_ADSP_CTL,
	198	CS35L32_ADSP_MASTER_MASK,
	199	CS35L32_ADSP_MASTER_MASK);
	200	break;
	201	case SND_SOC_DAIFMT_CBS_CFS:
	202	snd_soc_update_bits(codec, CS35L32_ADSP_CTL,
203	CS35L32_ADSP_MASTER_MASK, 0);
204	break;
205	default:
206	return -EINVAL;
207	}
208
209	return 0;
210	}
211
212	static int cs35l32_set_tristate(struct snd_soc_dai *dai, int tristate)
213	{
214	struct snd_soc_codec *codec = dai->codec;
215
216	return snd_soc_update_bits(codec, CS35L32_PWRCTL2,
217	CS35L32_SDOUT_3ST, tristate << 3);
218	}
219
220	static const struct snd_soc_dai_ops cs35l32_ops = {
221	.set_fmt = cs35l32_set_dai_fmt,
222	.set_tristate = cs35l32_set_tristate,
223	};
224
225	static struct snd_soc_dai_driver cs35l32_dai[] = {
226	{
227	.name = "cs35l32-monitor",
228	.id = 0,
229	.capture = {
230	.stream_name = "Capture",
231	.channels_min = 2,
232	.channels_max = 2,
233	.rates = CS35L32_RATES,
234	.formats = CS35L32_FORMATS,
235	},
236	.ops = &cs35l32_ops,
237	.symmetric_rates = 1,
238	}
239	};
240
241	static int cs35l32_codec_set_sysclk(struct snd_soc_codec *codec,
242	int clk_id, int source, unsigned int freq, int dir)
243	{
5f609f28	244	unsigned int val;
eef5bb24 BA	245
	246	switch (freq) {
	247	case 6000000:
5f609f28	248	val = CS35L32_MCLK_RATIO;
eef5bb24 BA	249	break;
eef5bb24 BA	250	case 12000000:
5f609f28	251	val = CS35L32_MCLK_DIV2_MASK \| CS35L32_MCLK_RATIO;
eef5bb24 BA	252	break;
eef5bb24 BA	253	case 6144000:
5f609f28	254	val = 0;
eef5bb24 BA	255	break;
eef5bb24 BA	256	case 12288000:
5f609f28	257	val = CS35L32_MCLK_DIV2_MASK;
eef5bb24 BA	258	break;
	259	default:
	260	return -EINVAL;
	261	}
	262
5f609f28 AL	263	return snd_soc_update_bits(codec, CS35L32_CLK_CTL,
5f609f28 AL	264	CS35L32_MCLK_DIV2_MASK \| CS35L32_MCLK_RATIO_MASK, val);
eef5bb24 BA	265	}
	266
	267	static struct snd_soc_codec_driver soc_codec_dev_cs35l32 = {
	268	.set_sysclk = cs35l32_codec_set_sysclk,
	269
	270	.dapm_widgets = cs35l32_dapm_widgets,
	271	.num_dapm_widgets = ARRAY_SIZE(cs35l32_dapm_widgets),
	272	.dapm_routes = cs35l32_audio_map,
	273	.num_dapm_routes = ARRAY_SIZE(cs35l32_audio_map),
	274
	275	.controls = cs35l32_snd_controls,
	276	.num_controls = ARRAY_SIZE(cs35l32_snd_controls),
	277	};
	278
	279	/* Current and threshold powerup sequence Pg37 in datasheet */
	280	static const struct reg_default cs35l32_monitor_patch[] = {
	281
	282	{ 0x00, 0x99 },
	283	{ 0x48, 0x17 },
	284	{ 0x49, 0x56 },
	285	{ 0x43, 0x01 },
	286	{ 0x3B, 0x62 },
	287	{ 0x3C, 0x80 },
	288	{ 0x00, 0x00 },
	289	};
	290
	291	static struct regmap_config cs35l32_regmap = {
	292	.reg_bits = 8,
	293	.val_bits = 8,
	294
	295	.max_register = CS35L32_MAX_REGISTER,
	296	.reg_defaults = cs35l32_reg_defaults,
	297	.num_reg_defaults = ARRAY_SIZE(cs35l32_reg_defaults),
	298	.volatile_reg = cs35l32_volatile_register,
	299	.readable_reg = cs35l32_readable_register,
	300	.precious_reg = cs35l32_precious_register,
	301	.cache_type = REGCACHE_RBTREE,
	302	};
	303
	304	static int cs35l32_handle_of_data(struct i2c_client *i2c_client,
	305	struct cs35l32_platform_data *pdata)
	306	{
	307	struct device_node *np = i2c_client->dev.of_node;
	308	unsigned int val;
	309
	310	if (of_property_read_u32(np, "cirrus,sdout-share", &val) >= 0)
	311	pdata->sdout_share = val;
	312
	313	of_property_read_u32(np, "cirrus,boost-manager", &val);
	314	switch (val) {
	315	case CS35L32_BOOST_MGR_AUTO:
	316	case CS35L32_BOOST_MGR_AUTO_AUDIO:
	317	case CS35L32_BOOST_MGR_BYPASS:
	318	case CS35L32_BOOST_MGR_FIXED:
	319	pdata->boost_mng = val;
	320	break;
	321	default:
	322	dev_err(&i2c_client->dev,
	323	"Wrong cirrus,boost-manager DT value %d\n", val);
	324	pdata->boost_mng = CS35L32_BOOST_MGR_BYPASS;
	325	}
	326
	327	of_property_read_u32(np, "cirrus,sdout-datacfg", &val);
	328	switch (val) {
329	case CS35L32_DATA_CFG_LR_VP:
330	case CS35L32_DATA_CFG_LR_STAT:
331	case CS35L32_DATA_CFG_LR:
332	case CS35L32_DATA_CFG_LR_VPSTAT:
333	pdata->sdout_datacfg = val;
334	break;
335	default:
336	dev_err(&i2c_client->dev,
337	"Wrong cirrus,sdout-datacfg DT value %d\n", val);
338	pdata->sdout_datacfg = CS35L32_DATA_CFG_LR;
339	}
340
341	of_property_read_u32(np, "cirrus,battery-threshold", &val);
342	switch (val) {
343	case CS35L32_BATT_THRESH_3_1V:
344	case CS35L32_BATT_THRESH_3_2V:
345	case CS35L32_BATT_THRESH_3_3V:
346	case CS35L32_BATT_THRESH_3_4V:
347	pdata->batt_thresh = val;
348	break;
349	default:
350	dev_err(&i2c_client->dev,
351	"Wrong cirrus,battery-threshold DT value %d\n", val);
352	pdata->batt_thresh = CS35L32_BATT_THRESH_3_3V;
353	}
354
355	of_property_read_u32(np, "cirrus,battery-recovery", &val);
356	switch (val) {
357	case CS35L32_BATT_RECOV_3_1V:
358	case CS35L32_BATT_RECOV_3_2V:
359	case CS35L32_BATT_RECOV_3_3V:
360	case CS35L32_BATT_RECOV_3_4V:
361	case CS35L32_BATT_RECOV_3_5V:
362	case CS35L32_BATT_RECOV_3_6V:
363	pdata->batt_recov = val;
364	break;
365	default:
366	dev_err(&i2c_client->dev,
367	"Wrong cirrus,battery-recovery DT value %d\n", val);
368	pdata->batt_recov = CS35L32_BATT_RECOV_3_4V;
369	}
370
371	return 0;
372	}
373
374	static int cs35l32_i2c_probe(struct i2c_client *i2c_client,
375	const struct i2c_device_id *id)
376	{
377	struct cs35l32_private *cs35l32;
378	struct cs35l32_platform_data *pdata =
379	dev_get_platdata(&i2c_client->dev);
380	int ret, i;
381	unsigned int devid = 0;
382	unsigned int reg;
383
384
385	cs35l32 = devm_kzalloc(&i2c_client->dev, sizeof(struct cs35l32_private),
386	GFP_KERNEL);
387	if (!cs35l32) {
388	dev_err(&i2c_client->dev, "could not allocate codec\n");
389	return -ENOMEM;
390	}
391
392	i2c_set_clientdata(i2c_client, cs35l32);
393
394	cs35l32->regmap = devm_regmap_init_i2c(i2c_client, &cs35l32_regmap);
395	if (IS_ERR(cs35l32->regmap)) {
396	ret = PTR_ERR(cs35l32->regmap);
397	dev_err(&i2c_client->dev, "regmap_init() failed: %d\n", ret);
398	return ret;
399	}
400
401	if (pdata) {
402	cs35l32->pdata = *pdata;
403	} else {
404	pdata = devm_kzalloc(&i2c_client->dev,
405	sizeof(struct cs35l32_platform_data),
406	GFP_KERNEL);
407	if (!pdata) {
408	dev_err(&i2c_client->dev, "could not allocate pdata\n");
409	return -ENOMEM;
410	}
411	if (i2c_client->dev.of_node) {
412	ret = cs35l32_handle_of_data(i2c_client,
413	&cs35l32->pdata);
414	if (ret != 0)
415	return ret;
416	}
417	}
418
419	for (i = 0; i < ARRAY_SIZE(cs35l32->supplies); i++)
420	cs35l32->supplies[i].supply = cs35l32_supply_names[i];
421
422	ret = devm_regulator_bulk_get(&i2c_client->dev,
423	ARRAY_SIZE(cs35l32->supplies),
424	cs35l32->supplies);
425	if (ret != 0) {
426	dev_err(&i2c_client->dev,
427	"Failed to request supplies: %d\n", ret);
428	return ret;
429	}
430
431	ret = regulator_bulk_enable(ARRAY_SIZE(cs35l32->supplies),
432	cs35l32->supplies);
433	if (ret != 0) {
434	dev_err(&i2c_client->dev,
435	"Failed to enable supplies: %d\n", ret);
436	return ret;
437	}
438
439	/* Reset the Device */
440	cs35l32->reset_gpio = devm_gpiod_get(&i2c_client->dev,
441	"reset-gpios");
442	if (IS_ERR(cs35l32->reset_gpio)) {
443	ret = PTR_ERR(cs35l32->reset_gpio);
444	if (ret != -ENOENT && ret != -ENOSYS)
445	return ret;
446
447	cs35l32->reset_gpio = NULL;
448	} else {
449	ret = gpiod_direction_output(cs35l32->reset_gpio, 0);
450	if (ret)
451	return ret;
452	gpiod_set_value_cansleep(cs35l32->reset_gpio, 1);
453	}
454
455	/* initialize codec */
456	ret = regmap_read(cs35l32->regmap, CS35L32_DEVID_AB, &reg);
457	devid = (reg & 0xFF) << 12;
458
459	ret = regmap_read(cs35l32->regmap, CS35L32_DEVID_CD, &reg);
460	devid \|= (reg & 0xFF) << 4;
461
462	ret = regmap_read(cs35l32->regmap, CS35L32_DEVID_E, &reg);
463	devid \|= (reg & 0xF0) >> 4;
464
465	if (devid != CS35L32_CHIP_ID) {
466	ret = -ENODEV;
467	dev_err(&i2c_client->dev,
468	"CS35L32 Device ID (%X). Expected %X\n",
469	devid, CS35L32_CHIP_ID);
470	return ret;
471	}
472
473	ret = regmap_read(cs35l32->regmap, CS35L32_REV_ID, &reg);
474	if (ret < 0) {
475	dev_err(&i2c_client->dev, "Get Revision ID failed\n");
476	return ret;
477	}
478
479	ret = regmap_register_patch(cs35l32->regmap, cs35l32_monitor_patch,
480	ARRAY_SIZE(cs35l32_monitor_patch));
481	if (ret < 0) {
482	dev_err(&i2c_client->dev, "Failed to apply errata patch\n");
483	return ret;
484	}
485
486	dev_info(&i2c_client->dev,
487	"Cirrus Logic CS35L32, Revision: %02X\n", reg & 0xFF);
488
489	/* Setup VBOOST Management */
490	if (cs35l32->pdata.boost_mng)
491	regmap_update_bits(cs35l32->regmap, CS35L32_AUDIO_LED_MNGR,
492	CS35L32_BOOST_MASK,
493	cs35l32->pdata.boost_mng);
494
495	/* Setup ADSP Format Config */
496	if (cs35l32->pdata.sdout_share)
497	regmap_update_bits(cs35l32->regmap, CS35L32_ADSP_CTL,
498	CS35L32_ADSP_SHARE_MASK,
499	cs35l32->pdata.sdout_share << 3);
500
501	/* Setup ADSP Data Configuration */
502	if (cs35l32->pdata.sdout_datacfg)
503	regmap_update_bits(cs35l32->regmap, CS35L32_ADSP_CTL,
504	CS35L32_ADSP_DATACFG_MASK,
505	cs35l32->pdata.sdout_datacfg << 4);
506
507	/* Setup Low Battery Recovery */
508	if (cs35l32->pdata.batt_recov)
509	regmap_update_bits(cs35l32->regmap, CS35L32_BATT_THRESHOLD,
510	CS35L32_BATT_REC_MASK,
511	cs35l32->pdata.batt_recov << 1);
512
513	/* Setup Low Battery Threshold */
514	if (cs35l32->pdata.batt_thresh)
515	regmap_update_bits(cs35l32->regmap, CS35L32_BATT_THRESHOLD,
516	CS35L32_BATT_THRESH_MASK,
517	cs35l32->pdata.batt_thresh << 4);
518
519	/* Power down the AMP */
520	regmap_update_bits(cs35l32->regmap, CS35L32_PWRCTL1, CS35L32_PDN_AMP,
521	CS35L32_PDN_AMP);
522
523	/* Clear MCLK Error Bit since we don't have the clock yet */
524	ret = regmap_read(cs35l32->regmap, CS35L32_INT_STATUS_1, &reg);
525
526	ret = snd_soc_register_codec(&i2c_client->dev,
527	&soc_codec_dev_cs35l32, cs35l32_dai,
528	ARRAY_SIZE(cs35l32_dai));
529	if (ret < 0)
530	goto err_disable;
531
532	return 0;
533
534	err_disable:
535	regulator_bulk_disable(ARRAY_SIZE(cs35l32->supplies),
536	cs35l32->supplies);
38f57532	537	return ret;
eef5bb24 BA	538	}
	539
	540	static int cs35l32_i2c_remove(struct i2c_client *i2c_client)
	541	{
	542	struct cs35l32_private *cs35l32 = i2c_get_clientdata(i2c_client);
	543
	544	snd_soc_unregister_codec(&i2c_client->dev);
	545
	546	/* Hold down reset */
	547	if (cs35l32->reset_gpio)
	548	gpiod_set_value_cansleep(cs35l32->reset_gpio, 0);
	549
eef5bb24 BA	550	return 0;
	551	}
	552
641d334b	553	#ifdef CONFIG_PM
eef5bb24 BA	554	static int cs35l32_runtime_suspend(struct device *dev)
	555	{
	556	struct cs35l32_private *cs35l32 = dev_get_drvdata(dev);
	557
	558	regcache_cache_only(cs35l32->regmap, true);
	559	regcache_mark_dirty(cs35l32->regmap);
	560
	561	/* Hold down reset */
	562	if (cs35l32->reset_gpio)
	563	gpiod_set_value_cansleep(cs35l32->reset_gpio, 0);
	564
	565	/* remove power */
	566	regulator_bulk_disable(ARRAY_SIZE(cs35l32->supplies),
	567	cs35l32->supplies);
	568
	569	return 0;
	570	}
	571
	572	static int cs35l32_runtime_resume(struct device *dev)
	573	{
	574	struct cs35l32_private *cs35l32 = dev_get_drvdata(dev);
	575	int ret;
	576
	577	/* Enable power */
	578	ret = regulator_bulk_enable(ARRAY_SIZE(cs35l32->supplies),
	579	cs35l32->supplies);
	580	if (ret != 0) {
	581	dev_err(dev, "Failed to enable supplies: %d\n",
	582	ret);
	583	return ret;
	584	}
	585
	586	if (cs35l32->reset_gpio)
	587	gpiod_set_value_cansleep(cs35l32->reset_gpio, 1);
	588
	589	regcache_cache_only(cs35l32->regmap, false);
	590	regcache_sync(cs35l32->regmap);
	591
	592	return 0;
	593	}
	594	#endif
	595
	596	static const struct dev_pm_ops cs35l32_runtime_pm = {
	597	SET_RUNTIME_PM_OPS(cs35l32_runtime_suspend, cs35l32_runtime_resume,
	598	NULL)
	599	};
	600
	601	static const struct of_device_id cs35l32_of_match[] = {
	602	{ .compatible = "cirrus,cs35l32", },
	603	{},
	604	};
	605	MODULE_DEVICE_TABLE(of, cs35l32_of_match);
	606
	607
	608	static const struct i2c_device_id cs35l32_id[] = {
	609	{"cs35l32", 0},
	610	{}
	611	};
	612
	613	MODULE_DEVICE_TABLE(i2c, cs35l32_id);
	614
	615	static struct i2c_driver cs35l32_i2c_driver = {
	616	.driver = {
	617	.name = "cs35l32",
618	.owner = THIS_MODULE,
619	.pm = &cs35l32_runtime_pm,
620	.of_match_table = cs35l32_of_match,
621	},
622	.id_table = cs35l32_id,
623	.probe = cs35l32_i2c_probe,
624	.remove = cs35l32_i2c_remove,
625	};
626
627	module_i2c_driver(cs35l32_i2c_driver);
628
629	MODULE_DESCRIPTION("ASoC CS35L32 driver");
630	MODULE_AUTHOR("Brian Austin, Cirrus Logic Inc, <brian.austin@cirrus.com>");
631	MODULE_LICENSE("GPL");