projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ASoC: gtm601_dai can be static
[deliverable/linux.git] / sound / soc / codecs / cs42l52.c
CommitLineData
dfe0f98b
BA		 1/*
2 * cs42l52.c -- CS42L52 ALSA SoC audio driver
3 *
4 * Copyright 2012 CirrusLogic, Inc.
5 *
6 * Author: Georgi Vlaev <joe@nucleusys.com>
7 * Author: Brian Austin <brian.austin@cirrus.com>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 */
14
15#include <linux/module.h>
16#include <linux/moduleparam.h>
dfe0f98b
BA		 17#include <linux/kernel.h>
18#include <linux/init.h>
19#include <linux/delay.h>
391fc59d 20#include <linux/of_gpio.h>
dfe0f98b
BA		 21#include <linux/pm.h>
22#include <linux/i2c.h>
23#include <linux/input.h>
24#include <linux/regmap.h>
25#include <linux/slab.h>
26#include <linux/workqueue.h>
27#include <linux/platform_device.h>
dfe0f98b
BA		 28#include <sound/core.h>
29#include <sound/pcm.h>
30#include <sound/pcm_params.h>
31#include <sound/soc.h>
32#include <sound/soc-dapm.h>
33#include <sound/initval.h>
34#include <sound/tlv.h>
35#include <sound/cs42l52.h>
36#include "cs42l52.h"
37
38struct sp_config {
39 u8 spc, format, spfs;
40 u32 srate;
41};
42
43struct cs42l52_private {
44 struct regmap *regmap;
45 struct snd_soc_codec *codec;
46 struct device *dev;
47 struct sp_config config;
48 struct cs42l52_platform_data pdata;
49 u32 sysclk;
50 u8 mclksel;
51 u32 mclk;
52 u8 flags;
dfe0f98b
BA		 53 struct input_dev *beep;
54 struct work_struct beep_work;
55 int beep_rate;
dfe0f98b
BA		 56};
57
58static const struct reg_default cs42l52_reg_defaults[] = {
59 { CS42L52_PWRCTL1, 0x9F }, /* r02 PWRCTL 1 */
60 { CS42L52_PWRCTL2, 0x07 }, /* r03 PWRCTL 2 */
61 { CS42L52_PWRCTL3, 0xFF }, /* r04 PWRCTL 3 */
62 { CS42L52_CLK_CTL, 0xA0 }, /* r05 Clocking Ctl */
63 { CS42L52_IFACE_CTL1, 0x00 }, /* r06 Interface Ctl 1 */
64 { CS42L52_ADC_PGA_A, 0x80 }, /* r08 Input A Select */
65 { CS42L52_ADC_PGA_B, 0x80 }, /* r09 Input B Select */
66 { CS42L52_ANALOG_HPF_CTL, 0xA5 }, /* r0A Analog HPF Ctl */
67 { CS42L52_ADC_HPF_FREQ, 0x00 }, /* r0B ADC HPF Corner Freq */
68 { CS42L52_ADC_MISC_CTL, 0x00 }, /* r0C Misc. ADC Ctl */
69 { CS42L52_PB_CTL1, 0x60 }, /* r0D Playback Ctl 1 */
70 { CS42L52_MISC_CTL, 0x02 }, /* r0E Misc. Ctl */
71 { CS42L52_PB_CTL2, 0x00 }, /* r0F Playback Ctl 2 */
72 { CS42L52_MICA_CTL, 0x00 }, /* r10 MICA Amp Ctl */
73 { CS42L52_MICB_CTL, 0x00 }, /* r11 MICB Amp Ctl */
74 { CS42L52_PGAA_CTL, 0x00 }, /* r12 PGAA Vol, Misc. */
75 { CS42L52_PGAB_CTL, 0x00 }, /* r13 PGAB Vol, Misc. */
76 { CS42L52_PASSTHRUA_VOL, 0x00 }, /* r14 Bypass A Vol */
77 { CS42L52_PASSTHRUB_VOL, 0x00 }, /* r15 Bypass B Vol */
78 { CS42L52_ADCA_VOL, 0x00 }, /* r16 ADCA Volume */
79 { CS42L52_ADCB_VOL, 0x00 }, /* r17 ADCB Volume */
80 { CS42L52_ADCA_MIXER_VOL, 0x80 }, /* r18 ADCA Mixer Volume */
81 { CS42L52_ADCB_MIXER_VOL, 0x80 }, /* r19 ADCB Mixer Volume */
82 { CS42L52_PCMA_MIXER_VOL, 0x00 }, /* r1A PCMA Mixer Volume */
83 { CS42L52_PCMB_MIXER_VOL, 0x00 }, /* r1B PCMB Mixer Volume */
84 { CS42L52_BEEP_FREQ, 0x00 }, /* r1C Beep Freq on Time */
85 { CS42L52_BEEP_VOL, 0x00 }, /* r1D Beep Volume off Time */
86 { CS42L52_BEEP_TONE_CTL, 0x00 }, /* r1E Beep Tone Cfg. */
87 { CS42L52_TONE_CTL, 0x00 }, /* r1F Tone Ctl */
04d245b7 88 { CS42L52_MASTERA_VOL, 0x00 }, /* r20 Master A Volume */
dfe0f98b
BA		 89 { CS42L52_MASTERB_VOL, 0x00 }, /* r21 Master B Volume */
90 { CS42L52_HPA_VOL, 0x00 }, /* r22 Headphone A Volume */
91 { CS42L52_HPB_VOL, 0x00 }, /* r23 Headphone B Volume */
92 { CS42L52_SPKA_VOL, 0x00 }, /* r24 Speaker A Volume */
93 { CS42L52_SPKB_VOL, 0x00 }, /* r25 Speaker B Volume */
94 { CS42L52_ADC_PCM_MIXER, 0x00 }, /* r26 Channel Mixer and Swap */
95 { CS42L52_LIMITER_CTL1, 0x00 }, /* r27 Limit Ctl 1 Thresholds */
96 { CS42L52_LIMITER_CTL2, 0x7F }, /* r28 Limit Ctl 2 Release Rate */
97 { CS42L52_LIMITER_AT_RATE, 0xC0 }, /* r29 Limiter Attack Rate */
98 { CS42L52_ALC_CTL, 0x00 }, /* r2A ALC Ctl 1 Attack Rate */
99 { CS42L52_ALC_RATE, 0x3F }, /* r2B ALC Release Rate */
100 { CS42L52_ALC_THRESHOLD, 0x3f }, /* r2C ALC Thresholds */
101 { CS42L52_NOISE_GATE_CTL, 0x00 }, /* r2D Noise Gate Ctl */
102 { CS42L52_CLK_STATUS, 0x00 }, /* r2E Overflow and Clock Status */
103 { CS42L52_BATT_COMPEN, 0x00 }, /* r2F battery Compensation */
104 { CS42L52_BATT_LEVEL, 0x00 }, /* r30 VP Battery Level */
105 { CS42L52_SPK_STATUS, 0x00 }, /* r31 Speaker Status */
106 { CS42L52_TEM_CTL, 0x3B }, /* r32 Temp Ctl */
107 { CS42L52_THE_FOLDBACK, 0x00 }, /* r33 Foldback */
108};
109
110static bool cs42l52_readable_register(struct device *dev, unsigned int reg)
111{
112 switch (reg) {
113 case CS42L52_CHIP:
114 case CS42L52_PWRCTL1:
115 case CS42L52_PWRCTL2:
116 case CS42L52_PWRCTL3:
117 case CS42L52_CLK_CTL:
118 case CS42L52_IFACE_CTL1:
119 case CS42L52_IFACE_CTL2:
120 case CS42L52_ADC_PGA_A:
121 case CS42L52_ADC_PGA_B:
122 case CS42L52_ANALOG_HPF_CTL:
123 case CS42L52_ADC_HPF_FREQ:
124 case CS42L52_ADC_MISC_CTL:
125 case CS42L52_PB_CTL1:
126 case CS42L52_MISC_CTL:
127 case CS42L52_PB_CTL2:
128 case CS42L52_MICA_CTL:
129 case CS42L52_MICB_CTL:
130 case CS42L52_PGAA_CTL:
131 case CS42L52_PGAB_CTL:
132 case CS42L52_PASSTHRUA_VOL:
133 case CS42L52_PASSTHRUB_VOL:
134 case CS42L52_ADCA_VOL:
135 case CS42L52_ADCB_VOL:
136 case CS42L52_ADCA_MIXER_VOL:
137 case CS42L52_ADCB_MIXER_VOL:
138 case CS42L52_PCMA_MIXER_VOL:
139 case CS42L52_PCMB_MIXER_VOL:
140 case CS42L52_BEEP_FREQ:
141 case CS42L52_BEEP_VOL:
142 case CS42L52_BEEP_TONE_CTL:
143 case CS42L52_TONE_CTL:
144 case CS42L52_MASTERA_VOL:
145 case CS42L52_MASTERB_VOL:
146 case CS42L52_HPA_VOL:
147 case CS42L52_HPB_VOL:
148 case CS42L52_SPKA_VOL:
149 case CS42L52_SPKB_VOL:
150 case CS42L52_ADC_PCM_MIXER:
151 case CS42L52_LIMITER_CTL1:
152 case CS42L52_LIMITER_CTL2:
153 case CS42L52_LIMITER_AT_RATE:
154 case CS42L52_ALC_CTL:
155 case CS42L52_ALC_RATE:
156 case CS42L52_ALC_THRESHOLD:
157 case CS42L52_NOISE_GATE_CTL:
158 case CS42L52_CLK_STATUS:
159 case CS42L52_BATT_COMPEN:
160 case CS42L52_BATT_LEVEL:
161 case CS42L52_SPK_STATUS:
162 case CS42L52_TEM_CTL:
163 case CS42L52_THE_FOLDBACK:
164 case CS42L52_CHARGE_PUMP:
165 return true;
166 default:
167 return false;
168 }
169}
170
171static bool cs42l52_volatile_register(struct device *dev, unsigned int reg)
172{
173 switch (reg) {
174 case CS42L52_IFACE_CTL2:
175 case CS42L52_CLK_STATUS:
176 case CS42L52_BATT_LEVEL:
177 case CS42L52_SPK_STATUS:
178 case CS42L52_CHARGE_PUMP:
5c216cc3 179 return true;
dfe0f98b 180 default:
5c216cc3 181 return false;
dfe0f98b
BA		 182 }
183}
184
185static DECLARE_TLV_DB_SCALE(hl_tlv, -10200, 50, 0);
186
187static DECLARE_TLV_DB_SCALE(hpd_tlv, -9600, 50, 1);
188
189static DECLARE_TLV_DB_SCALE(ipd_tlv, -9600, 100, 0);
190
191static DECLARE_TLV_DB_SCALE(mic_tlv, 1600, 100, 0);
192
193static DECLARE_TLV_DB_SCALE(pga_tlv, -600, 50, 0);
194
8ac60a68
NS		 195static DECLARE_TLV_DB_SCALE(mix_tlv, -50, 50, 0);
196
8806d96d
BA		 197static DECLARE_TLV_DB_SCALE(beep_tlv, -56, 200, 0);
198
dfe0f98b
BA		 199static const unsigned int limiter_tlv[] = {
200 TLV_DB_RANGE_HEAD(2),
201 0, 2, TLV_DB_SCALE_ITEM(-3000, 600, 0),
202 3, 7, TLV_DB_SCALE_ITEM(-1200, 300, 0),
203};
204
205static const char * const cs42l52_adca_text[] = {
206 "Input1A", "Input2A", "Input3A", "Input4A", "PGA Input Left"};
207
208static const char * const cs42l52_adcb_text[] = {
209 "Input1B", "Input2B", "Input3B", "Input4B", "PGA Input Right"};
210
4682a0a2
TI		 211static SOC_ENUM_SINGLE_DECL(adca_enum,
212 CS42L52_ADC_PGA_A, 5, cs42l52_adca_text);
dfe0f98b 213
4682a0a2
TI		 214static SOC_ENUM_SINGLE_DECL(adcb_enum,
215 CS42L52_ADC_PGA_B, 5, cs42l52_adcb_text);
dfe0f98b
BA		 216
217static const struct snd_kcontrol_new adca_mux =
218 SOC_DAPM_ENUM("Left ADC Input Capture Mux", adca_enum);
219
220static const struct snd_kcontrol_new adcb_mux =
221 SOC_DAPM_ENUM("Right ADC Input Capture Mux", adcb_enum);
222
223static const char * const mic_bias_level_text[] = {
224 "0.5 +VA", "0.6 +VA", "0.7 +VA",
225 "0.8 +VA", "0.83 +VA", "0.91 +VA"
226};
227
4682a0a2
TI		 228static SOC_ENUM_SINGLE_DECL(mic_bias_level_enum,
229 CS42L52_IFACE_CTL2, 0, mic_bias_level_text);
dfe0f98b 230
a3d36bc2 231static const char * const cs42l52_mic_text[] = { "MIC1", "MIC2" };
dfe0f98b 232
4682a0a2
TI		 233static SOC_ENUM_SINGLE_DECL(mica_enum,
234 CS42L52_MICA_CTL, 5, cs42l52_mic_text);
dfe0f98b 235
4682a0a2
TI		 236static SOC_ENUM_SINGLE_DECL(micb_enum,
237 CS42L52_MICB_CTL, 5, cs42l52_mic_text);
dfe0f98b 238
dfe0f98b
BA		 239static const char * const digital_output_mux_text[] = {"ADC", "DSP"};
240
4682a0a2
TI		 241static SOC_ENUM_SINGLE_DECL(digital_output_mux_enum,
242 CS42L52_ADC_MISC_CTL, 6,
243 digital_output_mux_text);
dfe0f98b
BA		 244
245static const struct snd_kcontrol_new digital_output_mux =
246 SOC_DAPM_ENUM("Digital Output Mux", digital_output_mux_enum);
247
248static const char * const hp_gain_num_text[] = {
249 "0.3959", "0.4571", "0.5111", "0.6047",
250 "0.7099", "0.8399", "1.000", "1.1430"
251};
252
4682a0a2
TI		 253static SOC_ENUM_SINGLE_DECL(hp_gain_enum,
254 CS42L52_PB_CTL1, 5,
255 hp_gain_num_text);
dfe0f98b
BA		 256
257static const char * const beep_pitch_text[] = {
258 "C4", "C5", "D5", "E5", "F5", "G5", "A5", "B5",
259 "C6", "D6", "E6", "F6", "G6", "A6", "B6", "C7"
260};
261
4682a0a2
TI		 262static SOC_ENUM_SINGLE_DECL(beep_pitch_enum,
263 CS42L52_BEEP_FREQ, 4,
264 beep_pitch_text);
dfe0f98b
BA		 265
266static const char * const beep_ontime_text[] = {
267 "86 ms", "430 ms", "780 ms", "1.20 s", "1.50 s",
268 "1.80 s", "2.20 s", "2.50 s", "2.80 s", "3.20 s",
269 "3.50 s", "3.80 s", "4.20 s", "4.50 s", "4.80 s", "5.20 s"
270};
271
4682a0a2
TI		 272static SOC_ENUM_SINGLE_DECL(beep_ontime_enum,
273 CS42L52_BEEP_FREQ, 0,
274 beep_ontime_text);
dfe0f98b
BA		 275
276static const char * const beep_offtime_text[] = {
277 "1.23 s", "2.58 s", "3.90 s", "5.20 s",
278 "6.60 s", "8.05 s", "9.35 s", "10.80 s"
279};
280
4682a0a2
TI		 281static SOC_ENUM_SINGLE_DECL(beep_offtime_enum,
282 CS42L52_BEEP_VOL, 5,
283 beep_offtime_text);
dfe0f98b
BA		 284
285static const char * const beep_config_text[] = {
286 "Off", "Single", "Multiple", "Continuous"
287};
288
4682a0a2
TI		 289static SOC_ENUM_SINGLE_DECL(beep_config_enum,
290 CS42L52_BEEP_TONE_CTL, 6,
291 beep_config_text);
dfe0f98b
BA		 292
293static const char * const beep_bass_text[] = {
294 "50 Hz", "100 Hz", "200 Hz", "250 Hz"
295};
296
4682a0a2
TI		 297static SOC_ENUM_SINGLE_DECL(beep_bass_enum,
298 CS42L52_BEEP_TONE_CTL, 1,
299 beep_bass_text);
dfe0f98b
BA		 300
301static const char * const beep_treble_text[] = {
302 "5 kHz", "7 kHz", "10 kHz", " 15 kHz"
303};
304
4682a0a2
TI		 305static SOC_ENUM_SINGLE_DECL(beep_treble_enum,
306 CS42L52_BEEP_TONE_CTL, 3,
307 beep_treble_text);
dfe0f98b
BA		 308
309static const char * const ng_threshold_text[] = {
310 "-34dB", "-37dB", "-40dB", "-43dB",
311 "-46dB", "-52dB", "-58dB", "-64dB"
312};
313
4682a0a2
TI		 314static SOC_ENUM_SINGLE_DECL(ng_threshold_enum,
315 CS42L52_NOISE_GATE_CTL, 2,
316 ng_threshold_text);
dfe0f98b
BA		 317
318static const char * const cs42l52_ng_delay_text[] = {
319 "50ms", "100ms", "150ms", "200ms"};
320
4682a0a2
TI		 321static SOC_ENUM_SINGLE_DECL(ng_delay_enum,
322 CS42L52_NOISE_GATE_CTL, 0,
323 cs42l52_ng_delay_text);
dfe0f98b
BA		 324
325static const char * const cs42l52_ng_type_text[] = {
326 "Apply Specific", "Apply All"
327};
328
4682a0a2
TI		 329static SOC_ENUM_SINGLE_DECL(ng_type_enum,
330 CS42L52_NOISE_GATE_CTL, 6,
331 cs42l52_ng_type_text);
dfe0f98b
BA		 332
333static const char * const left_swap_text[] = {
334 "Left", "LR 2", "Right"};
335
336static const char * const right_swap_text[] = {
337 "Right", "LR 2", "Left"};
338
339static const unsigned int swap_values[] = { 0, 1, 3 };
340
341static const struct soc_enum adca_swap_enum =
d31a33dd 342 SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 2, 3,
dfe0f98b
BA		 343 ARRAY_SIZE(left_swap_text),
344 left_swap_text,
345 swap_values);
346
347static const struct snd_kcontrol_new adca_mixer =
348 SOC_DAPM_ENUM("Route", adca_swap_enum);
349
350static const struct soc_enum pcma_swap_enum =
d31a33dd 351 SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 6, 3,
dfe0f98b
BA		 352 ARRAY_SIZE(left_swap_text),
353 left_swap_text,
354 swap_values);
355
356static const struct snd_kcontrol_new pcma_mixer =
357 SOC_DAPM_ENUM("Route", pcma_swap_enum);
358
359static const struct soc_enum adcb_swap_enum =
d31a33dd 360 SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 0, 3,
dfe0f98b
BA		 361 ARRAY_SIZE(right_swap_text),
362 right_swap_text,
363 swap_values);
364
365static const struct snd_kcontrol_new adcb_mixer =
366 SOC_DAPM_ENUM("Route", adcb_swap_enum);
367
368static const struct soc_enum pcmb_swap_enum =
d31a33dd 369 SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 4, 3,
dfe0f98b
BA		 370 ARRAY_SIZE(right_swap_text),
371 right_swap_text,
372 swap_values);
373
374static const struct snd_kcontrol_new pcmb_mixer =
375 SOC_DAPM_ENUM("Route", pcmb_swap_enum);
376
377
378static const struct snd_kcontrol_new passthrul_ctl =
379 SOC_DAPM_SINGLE("Switch", CS42L52_MISC_CTL, 6, 1, 0);
380
381static const struct snd_kcontrol_new passthrur_ctl =
382 SOC_DAPM_SINGLE("Switch", CS42L52_MISC_CTL, 7, 1, 0);
383
384static const struct snd_kcontrol_new spkl_ctl =
385 SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 0, 1, 1);
386
387static const struct snd_kcontrol_new spkr_ctl =
388 SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 2, 1, 1);
389
390static const struct snd_kcontrol_new hpl_ctl =
391 SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 4, 1, 1);
392
393static const struct snd_kcontrol_new hpr_ctl =
394 SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 6, 1, 1);
395
396static const struct snd_kcontrol_new cs42l52_snd_controls[] = {
397
398 SOC_DOUBLE_R_SX_TLV("Master Volume", CS42L52_MASTERA_VOL,
399 CS42L52_MASTERB_VOL, 0, 0x34, 0xE4, hl_tlv),
400
401 SOC_DOUBLE_R_SX_TLV("Headphone Volume", CS42L52_HPA_VOL,
a0465587 402 CS42L52_HPB_VOL, 0, 0x34, 0xC0, hpd_tlv),
dfe0f98b
BA		 403
404 SOC_ENUM("Headphone Analog Gain", hp_gain_enum),
405
406 SOC_DOUBLE_R_SX_TLV("Speaker Volume", CS42L52_SPKA_VOL,
a0465587 407 CS42L52_SPKB_VOL, 0, 0x40, 0xC0, hl_tlv),
dfe0f98b
BA		 408
409 SOC_DOUBLE_R_SX_TLV("Bypass Volume", CS42L52_PASSTHRUA_VOL,
a0465587 410 CS42L52_PASSTHRUB_VOL, 0, 0x88, 0x90, pga_tlv),
dfe0f98b
BA		 411
412 SOC_DOUBLE("Bypass Mute", CS42L52_MISC_CTL, 4, 5, 1, 0),
413
414 SOC_DOUBLE_R_TLV("MIC Gain Volume", CS42L52_MICA_CTL,
415 CS42L52_MICB_CTL, 0, 0x10, 0, mic_tlv),
416
417 SOC_ENUM("MIC Bias Level", mic_bias_level_enum),
418
419 SOC_DOUBLE_R_SX_TLV("ADC Volume", CS42L52_ADCA_VOL,
a0465587 420 CS42L52_ADCB_VOL, 0, 0xA0, 0x78, ipd_tlv),
dfe0f98b
BA		 421 SOC_DOUBLE_R_SX_TLV("ADC Mixer Volume",
422 CS42L52_ADCA_MIXER_VOL, CS42L52_ADCB_MIXER_VOL,
a0465587 423 0, 0x19, 0x7F, ipd_tlv),
dfe0f98b
BA		 424
425 SOC_DOUBLE("ADC Switch", CS42L52_ADC_MISC_CTL, 0, 1, 1, 0),
426
427 SOC_DOUBLE_R("ADC Mixer Switch", CS42L52_ADCA_MIXER_VOL,
428 CS42L52_ADCB_MIXER_VOL, 7, 1, 1),
429
430 SOC_DOUBLE_R_SX_TLV("PGA Volume", CS42L52_PGAA_CTL,
a0465587 431 CS42L52_PGAB_CTL, 0, 0x28, 0x24, pga_tlv),
dfe0f98b
BA		 432
433 SOC_DOUBLE_R_SX_TLV("PCM Mixer Volume",
434 CS42L52_PCMA_MIXER_VOL, CS42L52_PCMB_MIXER_VOL,
a0465587 435 0, 0x19, 0x7f, mix_tlv),
dfe0f98b
BA		 436 SOC_DOUBLE_R("PCM Mixer Switch",
437 CS42L52_PCMA_MIXER_VOL, CS42L52_PCMB_MIXER_VOL, 7, 1, 1),
438
439 SOC_ENUM("Beep Config", beep_config_enum),
440 SOC_ENUM("Beep Pitch", beep_pitch_enum),
441 SOC_ENUM("Beep on Time", beep_ontime_enum),
442 SOC_ENUM("Beep off Time", beep_offtime_enum),
8806d96d
BA		 443 SOC_SINGLE_SX_TLV("Beep Volume", CS42L52_BEEP_VOL,
444 0, 0x07, 0x1f, beep_tlv),
dfe0f98b
BA		 445 SOC_SINGLE("Beep Mixer Switch", CS42L52_BEEP_TONE_CTL, 5, 1, 1),
446 SOC_ENUM("Beep Treble Corner Freq", beep_treble_enum),
447 SOC_ENUM("Beep Bass Corner Freq", beep_bass_enum),
448
449 SOC_SINGLE("Tone Control Switch", CS42L52_BEEP_TONE_CTL, 0, 1, 1),
450 SOC_SINGLE_TLV("Treble Gain Volume",
451 CS42L52_TONE_CTL, 4, 15, 1, hl_tlv),
452 SOC_SINGLE_TLV("Bass Gain Volume",
453 CS42L52_TONE_CTL, 0, 15, 1, hl_tlv),
454
455 /* Limiter */
456 SOC_SINGLE_TLV("Limiter Max Threshold Volume",
457 CS42L52_LIMITER_CTL1, 5, 7, 0, limiter_tlv),
458 SOC_SINGLE_TLV("Limiter Cushion Threshold Volume",
459 CS42L52_LIMITER_CTL1, 2, 7, 0, limiter_tlv),
460 SOC_SINGLE_TLV("Limiter Release Rate Volume",
461 CS42L52_LIMITER_CTL2, 0, 63, 0, limiter_tlv),
462 SOC_SINGLE_TLV("Limiter Attack Rate Volume",
463 CS42L52_LIMITER_AT_RATE, 0, 63, 0, limiter_tlv),
464
465 SOC_SINGLE("Limiter SR Switch", CS42L52_LIMITER_CTL1, 1, 1, 0),
466 SOC_SINGLE("Limiter ZC Switch", CS42L52_LIMITER_CTL1, 0, 1, 0),
467 SOC_SINGLE("Limiter Switch", CS42L52_LIMITER_CTL2, 7, 1, 0),
468
469 /* ALC */
470 SOC_SINGLE_TLV("ALC Attack Rate Volume", CS42L52_ALC_CTL,
471 0, 63, 0, limiter_tlv),
472 SOC_SINGLE_TLV("ALC Release Rate Volume", CS42L52_ALC_RATE,
473 0, 63, 0, limiter_tlv),
474 SOC_SINGLE_TLV("ALC Max Threshold Volume", CS42L52_ALC_THRESHOLD,
475 5, 7, 0, limiter_tlv),
476 SOC_SINGLE_TLV("ALC Min Threshold Volume", CS42L52_ALC_THRESHOLD,
477 2, 7, 0, limiter_tlv),
478
479 SOC_DOUBLE_R("ALC SR Capture Switch", CS42L52_PGAA_CTL,
480 CS42L52_PGAB_CTL, 7, 1, 1),
481 SOC_DOUBLE_R("ALC ZC Capture Switch", CS42L52_PGAA_CTL,
482 CS42L52_PGAB_CTL, 6, 1, 1),
483 SOC_DOUBLE("ALC Capture Switch", CS42L52_ALC_CTL, 6, 7, 1, 0),
484
485 /* Noise gate */
486 SOC_ENUM("NG Type Switch", ng_type_enum),
487 SOC_SINGLE("NG Enable Switch", CS42L52_NOISE_GATE_CTL, 6, 1, 0),
488 SOC_SINGLE("NG Boost Switch", CS42L52_NOISE_GATE_CTL, 5, 1, 1),
489 SOC_ENUM("NG Threshold", ng_threshold_enum),
490 SOC_ENUM("NG Delay", ng_delay_enum),
491
492 SOC_DOUBLE("HPF Switch", CS42L52_ANALOG_HPF_CTL, 5, 7, 1, 0),
493
494 SOC_DOUBLE("Analog SR Switch", CS42L52_ANALOG_HPF_CTL, 1, 3, 1, 1),
495 SOC_DOUBLE("Analog ZC Switch", CS42L52_ANALOG_HPF_CTL, 0, 2, 1, 1),
496 SOC_SINGLE("Digital SR Switch", CS42L52_MISC_CTL, 1, 1, 0),
497 SOC_SINGLE("Digital ZC Switch", CS42L52_MISC_CTL, 0, 1, 0),
498 SOC_SINGLE("Deemphasis Switch", CS42L52_MISC_CTL, 2, 1, 0),
499
500 SOC_SINGLE("Batt Compensation Switch", CS42L52_BATT_COMPEN, 7, 1, 0),
501 SOC_SINGLE("Batt VP Monitor Switch", CS42L52_BATT_COMPEN, 6, 1, 0),
502 SOC_SINGLE("Batt VP ref", CS42L52_BATT_COMPEN, 0, 0x0f, 0),
503
504 SOC_SINGLE("PGA AIN1L Switch", CS42L52_ADC_PGA_A, 0, 1, 0),
505 SOC_SINGLE("PGA AIN1R Switch", CS42L52_ADC_PGA_B, 0, 1, 0),
506 SOC_SINGLE("PGA AIN2L Switch", CS42L52_ADC_PGA_A, 1, 1, 0),
507 SOC_SINGLE("PGA AIN2R Switch", CS42L52_ADC_PGA_B, 1, 1, 0),
508
509 SOC_SINGLE("PGA AIN3L Switch", CS42L52_ADC_PGA_A, 2, 1, 0),
510 SOC_SINGLE("PGA AIN3R Switch", CS42L52_ADC_PGA_B, 2, 1, 0),
511
512 SOC_SINGLE("PGA AIN4L Switch", CS42L52_ADC_PGA_A, 3, 1, 0),
513 SOC_SINGLE("PGA AIN4R Switch", CS42L52_ADC_PGA_B, 3, 1, 0),
514
515 SOC_SINGLE("PGA MICA Switch", CS42L52_ADC_PGA_A, 4, 1, 0),
516 SOC_SINGLE("PGA MICB Switch", CS42L52_ADC_PGA_B, 4, 1, 0),
517
518};
519
44b2ed54
BA		 520static const struct snd_kcontrol_new cs42l52_mica_controls[] = {
521 SOC_ENUM("MICA Select", mica_enum),
522};
523
524static const struct snd_kcontrol_new cs42l52_micb_controls[] = {
525 SOC_ENUM("MICB Select", micb_enum),
526};
527
528static int cs42l52_add_mic_controls(struct snd_soc_codec *codec)
529{
530 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
531 struct cs42l52_platform_data *pdata = &cs42l52->pdata;
532
533 if (!pdata->mica_diff_cfg)
534 snd_soc_add_codec_controls(codec, cs42l52_mica_controls,
535 ARRAY_SIZE(cs42l52_mica_controls));
536
537 if (!pdata->micb_diff_cfg)
538 snd_soc_add_codec_controls(codec, cs42l52_micb_controls,
539 ARRAY_SIZE(cs42l52_micb_controls));
540
541 return 0;
542}
543
dfe0f98b
BA		 544static const struct snd_soc_dapm_widget cs42l52_dapm_widgets[] = {
545
546 SND_SOC_DAPM_INPUT("AIN1L"),
547 SND_SOC_DAPM_INPUT("AIN1R"),
548 SND_SOC_DAPM_INPUT("AIN2L"),
549 SND_SOC_DAPM_INPUT("AIN2R"),
550 SND_SOC_DAPM_INPUT("AIN3L"),
551 SND_SOC_DAPM_INPUT("AIN3R"),
552 SND_SOC_DAPM_INPUT("AIN4L"),
553 SND_SOC_DAPM_INPUT("AIN4R"),
554 SND_SOC_DAPM_INPUT("MICA"),
555 SND_SOC_DAPM_INPUT("MICB"),
556 SND_SOC_DAPM_SIGGEN("Beep"),
557
558 SND_SOC_DAPM_AIF_OUT("AIFOUTL", NULL, 0,
559 SND_SOC_NOPM, 0, 0),
560 SND_SOC_DAPM_AIF_OUT("AIFOUTR", NULL, 0,
561 SND_SOC_NOPM, 0, 0),
562
dfe0f98b
BA		 563 SND_SOC_DAPM_ADC("ADC Left", NULL, CS42L52_PWRCTL1, 1, 1),
564 SND_SOC_DAPM_ADC("ADC Right", NULL, CS42L52_PWRCTL1, 2, 1),
565 SND_SOC_DAPM_PGA("PGA Left", CS42L52_PWRCTL1, 3, 1, NULL, 0),
566 SND_SOC_DAPM_PGA("PGA Right", CS42L52_PWRCTL1, 4, 1, NULL, 0),
567
568 SND_SOC_DAPM_MUX("ADC Left Mux", SND_SOC_NOPM, 0, 0, &adca_mux),
569 SND_SOC_DAPM_MUX("ADC Right Mux", SND_SOC_NOPM, 0, 0, &adcb_mux),
570
571 SND_SOC_DAPM_MUX("ADC Left Swap", SND_SOC_NOPM,
572 0, 0, &adca_mixer),
573 SND_SOC_DAPM_MUX("ADC Right Swap", SND_SOC_NOPM,
574 0, 0, &adcb_mixer),
575
576 SND_SOC_DAPM_MUX("Output Mux", SND_SOC_NOPM,
577 0, 0, &digital_output_mux),
578
579 SND_SOC_DAPM_PGA("PGA MICA", CS42L52_PWRCTL2, 1, 1, NULL, 0),
580 SND_SOC_DAPM_PGA("PGA MICB", CS42L52_PWRCTL2, 2, 1, NULL, 0),
581
582 SND_SOC_DAPM_SUPPLY("Mic Bias", CS42L52_PWRCTL2, 0, 1, NULL, 0),
583 SND_SOC_DAPM_SUPPLY("Charge Pump", CS42L52_PWRCTL1, 7, 1, NULL, 0),
584
585 SND_SOC_DAPM_AIF_IN("AIFINL", NULL, 0,
586 SND_SOC_NOPM, 0, 0),
587 SND_SOC_DAPM_AIF_IN("AIFINR", NULL, 0,
588 SND_SOC_NOPM, 0, 0),
589
590 SND_SOC_DAPM_DAC("DAC Left", NULL, SND_SOC_NOPM, 0, 0),
591 SND_SOC_DAPM_DAC("DAC Right", NULL, SND_SOC_NOPM, 0, 0),
592
593 SND_SOC_DAPM_SWITCH("Bypass Left", CS42L52_MISC_CTL,
594 6, 0, &passthrul_ctl),
595 SND_SOC_DAPM_SWITCH("Bypass Right", CS42L52_MISC_CTL,
596 7, 0, &passthrur_ctl),
597
598 SND_SOC_DAPM_MUX("PCM Left Swap", SND_SOC_NOPM,
599 0, 0, &pcma_mixer),
600 SND_SOC_DAPM_MUX("PCM Right Swap", SND_SOC_NOPM,
601 0, 0, &pcmb_mixer),
602
603 SND_SOC_DAPM_SWITCH("HP Left Amp", SND_SOC_NOPM, 0, 0, &hpl_ctl),
604 SND_SOC_DAPM_SWITCH("HP Right Amp", SND_SOC_NOPM, 0, 0, &hpr_ctl),
605
606 SND_SOC_DAPM_SWITCH("SPK Left Amp", SND_SOC_NOPM, 0, 0, &spkl_ctl),
607 SND_SOC_DAPM_SWITCH("SPK Right Amp", SND_SOC_NOPM, 0, 0, &spkr_ctl),
608
609 SND_SOC_DAPM_OUTPUT("HPOUTA"),
610 SND_SOC_DAPM_OUTPUT("HPOUTB"),
611 SND_SOC_DAPM_OUTPUT("SPKOUTA"),
612 SND_SOC_DAPM_OUTPUT("SPKOUTB"),
613
614};
615
616static const struct snd_soc_dapm_route cs42l52_audio_map[] = {
617
618 {"Capture", NULL, "AIFOUTL"},
619 {"Capture", NULL, "AIFOUTL"},
620
621 {"AIFOUTL", NULL, "Output Mux"},
622 {"AIFOUTR", NULL, "Output Mux"},
623
624 {"Output Mux", "ADC", "ADC Left"},
625 {"Output Mux", "ADC", "ADC Right"},
626
627 {"ADC Left", NULL, "Charge Pump"},
628 {"ADC Right", NULL, "Charge Pump"},
629
630 {"Charge Pump", NULL, "ADC Left Mux"},
631 {"Charge Pump", NULL, "ADC Right Mux"},
632
633 {"ADC Left Mux", "Input1A", "AIN1L"},
634 {"ADC Right Mux", "Input1B", "AIN1R"},
635 {"ADC Left Mux", "Input2A", "AIN2L"},
636 {"ADC Right Mux", "Input2B", "AIN2R"},
637 {"ADC Left Mux", "Input3A", "AIN3L"},
638 {"ADC Right Mux", "Input3B", "AIN3R"},
639 {"ADC Left Mux", "Input4A", "AIN4L"},
640 {"ADC Right Mux", "Input4B", "AIN4R"},
641 {"ADC Left Mux", "PGA Input Left", "PGA Left"},
642 {"ADC Right Mux", "PGA Input Right" , "PGA Right"},
643
644 {"PGA Left", "Switch", "AIN1L"},
645 {"PGA Right", "Switch", "AIN1R"},
646 {"PGA Left", "Switch", "AIN2L"},
647 {"PGA Right", "Switch", "AIN2R"},
648 {"PGA Left", "Switch", "AIN3L"},
649 {"PGA Right", "Switch", "AIN3R"},
650 {"PGA Left", "Switch", "AIN4L"},
651 {"PGA Right", "Switch", "AIN4R"},
652
653 {"PGA Left", "Switch", "PGA MICA"},
654 {"PGA MICA", NULL, "MICA"},
655
656 {"PGA Right", "Switch", "PGA MICB"},
657 {"PGA MICB", NULL, "MICB"},
658
659 {"HPOUTA", NULL, "HP Left Amp"},
660 {"HPOUTB", NULL, "HP Right Amp"},
661 {"HP Left Amp", NULL, "Bypass Left"},
662 {"HP Right Amp", NULL, "Bypass Right"},
663 {"Bypass Left", "Switch", "PGA Left"},
664 {"Bypass Right", "Switch", "PGA Right"},
665 {"HP Left Amp", "Switch", "DAC Left"},
666 {"HP Right Amp", "Switch", "DAC Right"},
667
668 {"SPKOUTA", NULL, "SPK Left Amp"},
669 {"SPKOUTB", NULL, "SPK Right Amp"},
670
671 {"SPK Left Amp", NULL, "Beep"},
672 {"SPK Right Amp", NULL, "Beep"},
673 {"SPK Left Amp", "Switch", "Playback"},
674 {"SPK Right Amp", "Switch", "Playback"},
675
676 {"DAC Left", NULL, "Beep"},
677 {"DAC Right", NULL, "Beep"},
678 {"DAC Left", NULL, "Playback"},
679 {"DAC Right", NULL, "Playback"},
680
681 {"Output Mux", "DSP", "Playback"},
682 {"Output Mux", "DSP", "Playback"},
683
684 {"AIFINL", NULL, "Playback"},
685 {"AIFINR", NULL, "Playback"},
686
687};
688
689struct cs42l52_clk_para {
690 u32 mclk;
691 u32 rate;
692 u8 speed;
693 u8 group;
694 u8 videoclk;
695 u8 ratio;
696 u8 mclkdiv2;
697};
698
699static const struct cs42l52_clk_para clk_map_table[] = {
700 /*8k*/
701 {12288000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
702 {18432000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
703 {12000000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
704 {24000000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
705 {27000000, 8000, CLK_QS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 0},
706
707 /*11.025k*/
708 {11289600, 11025, CLK_QS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
709 {16934400, 11025, CLK_QS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
710
711 /*16k*/
712 {12288000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
713 {18432000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
714 {12000000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
715 {24000000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
716 {27000000, 16000, CLK_HS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 1},
717
718 /*22.05k*/
719 {11289600, 22050, CLK_HS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
720 {16934400, 22050, CLK_HS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
721
722 /* 32k */
723 {12288000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
724 {18432000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
725 {12000000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
726 {24000000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
727 {27000000, 32000, CLK_SS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 0},
728
729 /* 44.1k */
730 {11289600, 44100, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
731 {16934400, 44100, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
732
733 /* 48k */
734 {12288000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
735 {18432000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
736 {12000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 0},
737 {24000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 1},
738 {27000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_27M_MCLK, CLK_R_125, 1},
739
740 /* 88.2k */
741 {11289600, 88200, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
742 {16934400, 88200, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
743
744 /* 96k */
745 {12288000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
746 {18432000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
747 {12000000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 0},
748 {24000000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 1},
749};
750
751static int cs42l52_get_clk(int mclk, int rate)
752{
3271a4fc 753 int i, ret = -EINVAL;
dfe0f98b
BA		 754 u_int mclk1, mclk2 = 0;
755
756 for (i = 0; i < ARRAY_SIZE(clk_map_table); i++) {
757 if (clk_map_table[i].rate == rate) {
758 mclk1 = clk_map_table[i].mclk;
759 if (abs(mclk - mclk1) < abs(mclk - mclk2)) {
760 mclk2 = mclk1;
761 ret = i;
762 }
763 }
764 }
dfe0f98b
BA		 765 return ret;
766}
767
768static int cs42l52_set_sysclk(struct snd_soc_dai *codec_dai,
769 int clk_id, unsigned int freq, int dir)
770{
771 struct snd_soc_codec *codec = codec_dai->codec;
772 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
773
774 if ((freq >= CS42L52_MIN_CLK) && (freq <= CS42L52_MAX_CLK)) {
775 cs42l52->sysclk = freq;
776 } else {
ec8f53fb 777 dev_err(codec->dev, "Invalid freq parameter\n");
dfe0f98b
BA		 778 return -EINVAL;
779 }
780 return 0;
781}
782
783static int cs42l52_set_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt)
784{
785 struct snd_soc_codec *codec = codec_dai->codec;
786 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
dfe0f98b
BA		 787 u8 iface = 0;
788
789 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
790 case SND_SOC_DAIFMT_CBM_CFM:
791 iface = CS42L52_IFACE_CTL1_MASTER;
792 break;
793 case SND_SOC_DAIFMT_CBS_CFS:
794 iface = CS42L52_IFACE_CTL1_SLAVE;
795 break;
796 default:
797 return -EINVAL;
798 }
799
800 /* interface format */
801 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
802 case SND_SOC_DAIFMT_I2S:
803 iface |= CS42L52_IFACE_CTL1_ADC_FMT_I2S |
804 CS42L52_IFACE_CTL1_DAC_FMT_I2S;
805 break;
806 case SND_SOC_DAIFMT_RIGHT_J:
807 iface |= CS42L52_IFACE_CTL1_DAC_FMT_RIGHT_J;
808 break;
809 case SND_SOC_DAIFMT_LEFT_J:
810 iface |= CS42L52_IFACE_CTL1_ADC_FMT_LEFT_J |
811 CS42L52_IFACE_CTL1_DAC_FMT_LEFT_J;
812 break;
813 case SND_SOC_DAIFMT_DSP_A:
814 iface |= CS42L52_IFACE_CTL1_DSP_MODE_EN;
815 break;
816 case SND_SOC_DAIFMT_DSP_B:
817 break;
818 default:
819 return -EINVAL;
820 }
821
822 /* clock inversion */
823 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
824 case SND_SOC_DAIFMT_NB_NF:
825 break;
826 case SND_SOC_DAIFMT_IB_IF:
827 iface |= CS42L52_IFACE_CTL1_INV_SCLK;
828 break;
829 case SND_SOC_DAIFMT_IB_NF:
830 iface |= CS42L52_IFACE_CTL1_INV_SCLK;
831 break;
832 case SND_SOC_DAIFMT_NB_IF:
833 break;
834 default:
5c855c8e 835 return -EINVAL;
dfe0f98b
BA		 836 }
837 cs42l52->config.format = iface;
838 snd_soc_write(codec, CS42L52_IFACE_CTL1, cs42l52->config.format);
839
840 return 0;
841}
842
843static int cs42l52_digital_mute(struct snd_soc_dai *dai, int mute)
844{
845 struct snd_soc_codec *codec = dai->codec;
846
847 if (mute)
848 snd_soc_update_bits(codec, CS42L52_PB_CTL1,
849 CS42L52_PB_CTL1_MUTE_MASK,
850 CS42L52_PB_CTL1_MUTE);
851 else
852 snd_soc_update_bits(codec, CS42L52_PB_CTL1,
853 CS42L52_PB_CTL1_MUTE_MASK,
854 CS42L52_PB_CTL1_UNMUTE);
855
856 return 0;
857}
858
859static int cs42l52_pcm_hw_params(struct snd_pcm_substream *substream,
860 struct snd_pcm_hw_params *params,
861 struct snd_soc_dai *dai)
862{
863 struct snd_soc_codec *codec = dai->codec;
864 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
865 u32 clk = 0;
866 int index;
867
868 index = cs42l52_get_clk(cs42l52->sysclk, params_rate(params));
869 if (index >= 0) {
870 cs42l52->sysclk = clk_map_table[index].mclk;
871
872 clk |= (clk_map_table[index].speed << CLK_SPEED_SHIFT) |
873 (clk_map_table[index].group << CLK_32K_SR_SHIFT) |
874 (clk_map_table[index].videoclk << CLK_27M_MCLK_SHIFT) |
875 (clk_map_table[index].ratio << CLK_RATIO_SHIFT) |
876 clk_map_table[index].mclkdiv2;
877
878 snd_soc_write(codec, CS42L52_CLK_CTL, clk);
879 } else {
880 dev_err(codec->dev, "can't get correct mclk\n");
881 return -EINVAL;
882 }
883
884 return 0;
885}
886
887static int cs42l52_set_bias_level(struct snd_soc_codec *codec,
888 enum snd_soc_bias_level level)
889{
890 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
891
892 switch (level) {
893 case SND_SOC_BIAS_ON:
894 break;
895 case SND_SOC_BIAS_PREPARE:
896 snd_soc_update_bits(codec, CS42L52_PWRCTL1,
897 CS42L52_PWRCTL1_PDN_CODEC, 0);
898 break;
899 case SND_SOC_BIAS_STANDBY:
43a0350f 900 if (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF) {
dfe0f98b
BA		 901 regcache_cache_only(cs42l52->regmap, false);
902 regcache_sync(cs42l52->regmap);
903 }
904 snd_soc_write(codec, CS42L52_PWRCTL1, CS42L52_PWRCTL1_PDN_ALL);
905 break;
906 case SND_SOC_BIAS_OFF:
907 snd_soc_write(codec, CS42L52_PWRCTL1, CS42L52_PWRCTL1_PDN_ALL);
908 regcache_cache_only(cs42l52->regmap, true);
909 break;
910 }
dfe0f98b
BA		 911
912 return 0;
913}
914
915#define CS42L52_RATES (SNDRV_PCM_RATE_8000_96000)
916
917#define CS42L52_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_U16_LE | \
918 SNDRV_PCM_FMTBIT_S18_3LE | SNDRV_PCM_FMTBIT_U18_3LE | \
919 SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_U20_3LE | \
920 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_U24_LE)
921
922static struct snd_soc_dai_ops cs42l52_ops = {
923 .hw_params = cs42l52_pcm_hw_params,
924 .digital_mute = cs42l52_digital_mute,
925 .set_fmt = cs42l52_set_fmt,
926 .set_sysclk = cs42l52_set_sysclk,
927};
928
a7f44885 929static struct snd_soc_dai_driver cs42l52_dai = {
dfe0f98b
BA		 930 .name = "cs42l52",
931 .playback = {
932 .stream_name = "Playback",
933 .channels_min = 1,
934 .channels_max = 2,
935 .rates = CS42L52_RATES,
936 .formats = CS42L52_FORMATS,
937 },
938 .capture = {
939 .stream_name = "Capture",
940 .channels_min = 1,
941 .channels_max = 2,
942 .rates = CS42L52_RATES,
943 .formats = CS42L52_FORMATS,
944 },
945 .ops = &cs42l52_ops,
946};
947
dfe0f98b
BA		 948static int beep_rates[] = {
949 261, 522, 585, 667, 706, 774, 889, 1000,
950 1043, 1200, 1333, 1412, 1600, 1714, 2000, 2182
951};
952
953static void cs42l52_beep_work(struct work_struct *work)
954{
955 struct cs42l52_private *cs42l52 =
956 container_of(work, struct cs42l52_private, beep_work);
957 struct snd_soc_codec *codec = cs42l52->codec;
43a0350f 958 struct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec);
dfe0f98b
BA		 959 int i;
960 int val = 0;
961 int best = 0;
962
963 if (cs42l52->beep_rate) {
964 for (i = 0; i < ARRAY_SIZE(beep_rates); i++) {
965 if (abs(cs42l52->beep_rate - beep_rates[i]) <
966 abs(cs42l52->beep_rate - beep_rates[best]))
967 best = i;
968 }
969
970 dev_dbg(codec->dev, "Set beep rate %dHz for requested %dHz\n",
971 beep_rates[best], cs42l52->beep_rate);
972
973 val = (best << CS42L52_BEEP_RATE_SHIFT);
974
975 snd_soc_dapm_enable_pin(dapm, "Beep");
976 } else {
977 dev_dbg(codec->dev, "Disabling beep\n");
978 snd_soc_dapm_disable_pin(dapm, "Beep");
979 }
980
981 snd_soc_update_bits(codec, CS42L52_BEEP_FREQ,
982 CS42L52_BEEP_RATE_MASK, val);
983
984 snd_soc_dapm_sync(dapm);
985}
986
987/* For usability define a way of injecting beep events for the device -
988 * many systems will not have a keyboard.
989 */
990static int cs42l52_beep_event(struct input_dev *dev, unsigned int type,
991 unsigned int code, int hz)
992{
993 struct snd_soc_codec *codec = input_get_drvdata(dev);
994 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
995
996 dev_dbg(codec->dev, "Beep event %x %x\n", code, hz);
997
998 switch (code) {
999 case SND_BELL:
1000 if (hz)
1001 hz = 261;
1002 case SND_TONE:
1003 break;
1004 default:
1005 return -1;
1006 }
1007
1008 /* Kick the beep from a workqueue */
1009 cs42l52->beep_rate = hz;
1010 schedule_work(&cs42l52->beep_work);
1011 return 0;
1012}
1013
1014static ssize_t cs42l52_beep_set(struct device *dev,
1015 struct device_attribute *attr,
1016 const char *buf, size_t count)
1017{
1018 struct cs42l52_private *cs42l52 = dev_get_drvdata(dev);
1019 long int time;
1020 int ret;
1021
1022 ret = kstrtol(buf, 10, &time);
1023 if (ret != 0)
1024 return ret;
1025
1026 input_event(cs42l52->beep, EV_SND, SND_TONE, time);
1027
1028 return count;
1029}
1030
1031static DEVICE_ATTR(beep, 0200, NULL, cs42l52_beep_set);
1032
1033static void cs42l52_init_beep(struct snd_soc_codec *codec)
1034{
1035 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
1036 int ret;
1037
e958f8b8 1038 cs42l52->beep = devm_input_allocate_device(codec->dev);
dfe0f98b
BA		 1039 if (!cs42l52->beep) {
1040 dev_err(codec->dev, "Failed to allocate beep device\n");
1041 return;
1042 }
1043
1044 INIT_WORK(&cs42l52->beep_work, cs42l52_beep_work);
1045 cs42l52->beep_rate = 0;
1046
1047 cs42l52->beep->name = "CS42L52 Beep Generator";
1048 cs42l52->beep->phys = dev_name(codec->dev);
1049 cs42l52->beep->id.bustype = BUS_I2C;
1050
1051 cs42l52->beep->evbit[0] = BIT_MASK(EV_SND);
1052 cs42l52->beep->sndbit[0] = BIT_MASK(SND_BELL) | BIT_MASK(SND_TONE);
1053 cs42l52->beep->event = cs42l52_beep_event;
1054 cs42l52->beep->dev.parent = codec->dev;
1055 input_set_drvdata(cs42l52->beep, codec);
1056
1057 ret = input_register_device(cs42l52->beep);
1058 if (ret != 0) {
dfe0f98b
BA		 1059 cs42l52->beep = NULL;
1060 dev_err(codec->dev, "Failed to register beep device\n");
1061 }
1062
1063 ret = device_create_file(codec->dev, &dev_attr_beep);
1064 if (ret != 0) {
1065 dev_err(codec->dev, "Failed to create keyclick file: %d\n",
1066 ret);
1067 }
1068}
1069
1070static void cs42l52_free_beep(struct snd_soc_codec *codec)
1071{
1072 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
1073
1074 device_remove_file(codec->dev, &dev_attr_beep);
dfe0f98b
BA		 1075 cancel_work_sync(&cs42l52->beep_work);
1076 cs42l52->beep = NULL;
1077
1078 snd_soc_update_bits(codec, CS42L52_BEEP_TONE_CTL,
1079 CS42L52_BEEP_EN_MASK, 0);
1080}
dfe0f98b
BA		 1081
1082static int cs42l52_probe(struct snd_soc_codec *codec)
1083{
1084 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
dfe0f98b 1085
dfe0f98b
BA		 1086 regcache_cache_only(cs42l52->regmap, true);
1087
44b2ed54
BA		 1088 cs42l52_add_mic_controls(codec);
1089
dfe0f98b
BA		 1090 cs42l52_init_beep(codec);
1091
dfe0f98b
BA		 1092 cs42l52->sysclk = CS42L52_DEFAULT_CLK;
1093 cs42l52->config.format = CS42L52_DEFAULT_FORMAT;
1094
5d6be5aa 1095 return 0;
dfe0f98b
BA		 1096}
1097
1098static int cs42l52_remove(struct snd_soc_codec *codec)
1099{
1100 cs42l52_free_beep(codec);
dfe0f98b
BA		 1101
1102 return 0;
1103}
1104
b5fbcbab 1105static const struct snd_soc_codec_driver soc_codec_dev_cs42l52 = {
dfe0f98b
BA		 1106 .probe = cs42l52_probe,
1107 .remove = cs42l52_remove,
dfe0f98b 1108 .set_bias_level = cs42l52_set_bias_level,
417c60e8 1109 .suspend_bias_off = true,
dfe0f98b
BA		 1110
1111 .dapm_widgets = cs42l52_dapm_widgets,
1112 .num_dapm_widgets = ARRAY_SIZE(cs42l52_dapm_widgets),
1113 .dapm_routes = cs42l52_audio_map,
1114 .num_dapm_routes = ARRAY_SIZE(cs42l52_audio_map),
1115
1116 .controls = cs42l52_snd_controls,
1117 .num_controls = ARRAY_SIZE(cs42l52_snd_controls),
1118};
1119
1120/* Current and threshold powerup sequence Pg37 */
1121static const struct reg_default cs42l52_threshold_patch[] = {
1122
1123 { 0x00, 0x99 },
1124 { 0x3E, 0xBA },
1125 { 0x47, 0x80 },
1126 { 0x32, 0xBB },
1127 { 0x32, 0x3B },
1128 { 0x00, 0x00 },
1129
1130};
1131
b5fbcbab 1132static const struct regmap_config cs42l52_regmap = {
dfe0f98b
BA		 1133 .reg_bits = 8,
1134 .val_bits = 8,
1135
1136 .max_register = CS42L52_MAX_REGISTER,
1137 .reg_defaults = cs42l52_reg_defaults,
1138 .num_reg_defaults = ARRAY_SIZE(cs42l52_reg_defaults),
1139 .readable_reg = cs42l52_readable_register,
1140 .volatile_reg = cs42l52_volatile_register,
1141 .cache_type = REGCACHE_RBTREE,
1142};
1143
1144static int cs42l52_i2c_probe(struct i2c_client *i2c_client,
1145 const struct i2c_device_id *id)
1146{
1147 struct cs42l52_private *cs42l52;
6dd17757 1148 struct cs42l52_platform_data *pdata = dev_get_platdata(&i2c_client->dev);
dfe0f98b
BA		 1149 int ret;
1150 unsigned int devid = 0;
1151 unsigned int reg;
391fc59d 1152 u32 val32;
dfe0f98b
BA		 1153
1154 cs42l52 = devm_kzalloc(&i2c_client->dev, sizeof(struct cs42l52_private),
1155 GFP_KERNEL);
1156 if (cs42l52 == NULL)
1157 return -ENOMEM;
1158 cs42l52->dev = &i2c_client->dev;
1159
134b2f57 1160 cs42l52->regmap = devm_regmap_init_i2c(i2c_client, &cs42l52_regmap);
dfe0f98b
BA		 1161 if (IS_ERR(cs42l52->regmap)) {
1162 ret = PTR_ERR(cs42l52->regmap);
1163 dev_err(&i2c_client->dev, "regmap_init() failed: %d\n", ret);
134b2f57 1164 return ret;
dfe0f98b 1165 }
391fc59d
BA		 1166 if (pdata) {
1167 cs42l52->pdata = *pdata;
1168 } else {
1169 pdata = devm_kzalloc(&i2c_client->dev,
1170 sizeof(struct cs42l52_platform_data),
1171 GFP_KERNEL);
1172 if (!pdata) {
1173 dev_err(&i2c_client->dev, "could not allocate pdata\n");
1174 return -ENOMEM;
1175 }
1176 if (i2c_client->dev.of_node) {
1177 if (of_property_read_bool(i2c_client->dev.of_node,
1178 "cirrus,mica-differential-cfg"))
1179 pdata->mica_diff_cfg = true;
1180
1181 if (of_property_read_bool(i2c_client->dev.of_node,
1182 "cirrus,micb-differential-cfg"))
1183 pdata->micb_diff_cfg = true;
1184
1185 if (of_property_read_u32(i2c_client->dev.of_node,
1186 "cirrus,micbias-lvl", &val32) >= 0)
1187 pdata->micbias_lvl = val32;
1188
1189 if (of_property_read_u32(i2c_client->dev.of_node,
1190 "cirrus,chgfreq-divisor", &val32) >= 0)
69ae8489 1191 pdata->chgfreq = val32;
391fc59d
BA		 1192
1193 pdata->reset_gpio =
1194 of_get_named_gpio(i2c_client->dev.of_node,
1195 "cirrus,reset-gpio", 0);
1196 }
6dd17757 1197 cs42l52->pdata = *pdata;
391fc59d 1198 }
dfe0f98b 1199
6dd17757 1200 if (cs42l52->pdata.reset_gpio) {
4e17d2d3
AL		 1201 ret = devm_gpio_request_one(&i2c_client->dev,
1202 cs42l52->pdata.reset_gpio,
1203 GPIOF_OUT_INIT_HIGH,
1204 "CS42L52 /RST");
6dd17757
BA		 1205 if (ret < 0) {
1206 dev_err(&i2c_client->dev, "Failed to request /RST %d: %d\n",
1207 cs42l52->pdata.reset_gpio, ret);
1208 return ret;
1209 }
1210 gpio_set_value_cansleep(cs42l52->pdata.reset_gpio, 0);
1211 gpio_set_value_cansleep(cs42l52->pdata.reset_gpio, 1);
1212 }
1213
1214 i2c_set_clientdata(i2c_client, cs42l52);
dfe0f98b
BA		 1215
1216 ret = regmap_register_patch(cs42l52->regmap, cs42l52_threshold_patch,
1217 ARRAY_SIZE(cs42l52_threshold_patch));
1218 if (ret != 0)
1219 dev_warn(cs42l52->dev, "Failed to apply regmap patch: %d\n",
1220 ret);
1221
1222 ret = regmap_read(cs42l52->regmap, CS42L52_CHIP, &reg);
1223 devid = reg & CS42L52_CHIP_ID_MASK;
1224 if (devid != CS42L52_CHIP_ID) {
1225 ret = -ENODEV;
1226 dev_err(&i2c_client->dev,
1227 "CS42L52 Device ID (%X). Expected %X\n",
1228 devid, CS42L52_CHIP_ID);
134b2f57 1229 return ret;
dfe0f98b
BA		 1230 }
1231
e5f03af6 1232 dev_info(&i2c_client->dev, "Cirrus Logic CS42L52, Revision: %02X\n",
a14bf887 1233 reg & CS42L52_CHIP_REV_MASK);
e5f03af6 1234
153723f6 1235 /* Set Platform Data */
44b2ed54 1236 if (cs42l52->pdata.mica_diff_cfg)
153723f6
BA		 1237 regmap_update_bits(cs42l52->regmap, CS42L52_MICA_CTL,
1238 CS42L52_MIC_CTL_TYPE_MASK,
44b2ed54 1239 cs42l52->pdata.mica_diff_cfg <<
153723f6
BA		 1240 CS42L52_MIC_CTL_TYPE_SHIFT);
1241
44b2ed54 1242 if (cs42l52->pdata.micb_diff_cfg)
153723f6
BA		 1243 regmap_update_bits(cs42l52->regmap, CS42L52_MICB_CTL,
1244 CS42L52_MIC_CTL_TYPE_MASK,
44b2ed54 1245 cs42l52->pdata.micb_diff_cfg <<
153723f6
BA		 1246 CS42L52_MIC_CTL_TYPE_SHIFT);
1247
153723f6
BA		 1248 if (cs42l52->pdata.chgfreq)
1249 regmap_update_bits(cs42l52->regmap, CS42L52_CHARGE_PUMP,
1250 CS42L52_CHARGE_PUMP_MASK,
1251 cs42l52->pdata.chgfreq <<
1252 CS42L52_CHARGE_PUMP_SHIFT);
1253
1254 if (cs42l52->pdata.micbias_lvl)
1255 regmap_update_bits(cs42l52->regmap, CS42L52_IFACE_CTL2,
1256 CS42L52_IFACE_CTL2_BIAS_LVL,
1257 cs42l52->pdata.micbias_lvl);
dfe0f98b
BA		 1258
1259 ret = snd_soc_register_codec(&i2c_client->dev,
1260 &soc_codec_dev_cs42l52, &cs42l52_dai, 1);
1261 if (ret < 0)
134b2f57 1262 return ret;
dfe0f98b 1263 return 0;
dfe0f98b
BA		 1264}
1265
1266static int cs42l52_i2c_remove(struct i2c_client *client)
1267{
dfe0f98b 1268 snd_soc_unregister_codec(&client->dev);
dfe0f98b
BA		 1269 return 0;
1270}
1271
391fc59d
BA		 1272static const struct of_device_id cs42l52_of_match[] = {
1273 { .compatible = "cirrus,cs42l52", },
1274 {},
1275};
1276MODULE_DEVICE_TABLE(of, cs42l52_of_match);
1277
1278
dfe0f98b
BA		 1279static const struct i2c_device_id cs42l52_id[] = {
1280 { "cs42l52", 0 },
1281 { }
1282};
1283MODULE_DEVICE_TABLE(i2c, cs42l52_id);
1284
1285static struct i2c_driver cs42l52_i2c_driver = {
1286 .driver = {
1287 .name = "cs42l52",
1288 .owner = THIS_MODULE,
391fc59d 1289 .of_match_table = cs42l52_of_match,
dfe0f98b
BA		 1290 },
1291 .id_table = cs42l52_id,
1292 .probe = cs42l52_i2c_probe,
7a79e94e 1293 .remove = cs42l52_i2c_remove,
dfe0f98b
BA		 1294};
1295
dfe0f98b
BA		 1296module_i2c_driver(cs42l52_i2c_driver);
1297
1298MODULE_DESCRIPTION("ASoC CS42L52 driver");
1299MODULE_AUTHOR("Georgi Vlaev, Nucleus Systems Ltd, <joe@nucleusys.com>");
1300MODULE_AUTHOR("Brian Austin, Cirrus Logic Inc, <brian.austin@cirrus.com>");
1301MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.340653 seconds and 5 git commands to generate.