Commit | Line | Data |
---|---|---|
3b097d64 LPC |
1 | /* |
2 | * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | * | |
8 | * You should have received a copy of the GNU General Public License along | |
9 | * with this program; if not, write to the Free Software Foundation, Inc., | |
10 | * 675 Mass Ave, Cambridge, MA 02139, USA. | |
11 | * | |
12 | */ | |
13 | ||
14 | #include <linux/kernel.h> | |
15 | #include <linux/module.h> | |
16 | #include <linux/platform_device.h> | |
17 | #include <linux/slab.h> | |
68bfcafa | 18 | #include <linux/io.h> |
dd1b18ab | 19 | #include <linux/regmap.h> |
3b097d64 LPC |
20 | |
21 | #include <linux/delay.h> | |
22 | ||
23 | #include <sound/core.h> | |
24 | #include <sound/pcm.h> | |
25 | #include <sound/pcm_params.h> | |
26 | #include <sound/initval.h> | |
3b097d64 | 27 | #include <sound/soc.h> |
a484a9a3 | 28 | #include <sound/tlv.h> |
3b097d64 LPC |
29 | |
30 | #define JZ4740_REG_CODEC_1 0x0 | |
dd1b18ab | 31 | #define JZ4740_REG_CODEC_2 0x4 |
3b097d64 LPC |
32 | |
33 | #define JZ4740_CODEC_1_LINE_ENABLE BIT(29) | |
34 | #define JZ4740_CODEC_1_MIC_ENABLE BIT(28) | |
35 | #define JZ4740_CODEC_1_SW1_ENABLE BIT(27) | |
36 | #define JZ4740_CODEC_1_ADC_ENABLE BIT(26) | |
37 | #define JZ4740_CODEC_1_SW2_ENABLE BIT(25) | |
38 | #define JZ4740_CODEC_1_DAC_ENABLE BIT(24) | |
39 | #define JZ4740_CODEC_1_VREF_DISABLE BIT(20) | |
40 | #define JZ4740_CODEC_1_VREF_AMP_DISABLE BIT(19) | |
41 | #define JZ4740_CODEC_1_VREF_PULLDOWN BIT(18) | |
42 | #define JZ4740_CODEC_1_VREF_LOW_CURRENT BIT(17) | |
43 | #define JZ4740_CODEC_1_VREF_HIGH_CURRENT BIT(16) | |
44 | #define JZ4740_CODEC_1_HEADPHONE_DISABLE BIT(14) | |
45 | #define JZ4740_CODEC_1_HEADPHONE_AMP_CHANGE_ANY BIT(13) | |
46 | #define JZ4740_CODEC_1_HEADPHONE_CHARGE BIT(12) | |
47 | #define JZ4740_CODEC_1_HEADPHONE_PULLDOWN (BIT(11) | BIT(10)) | |
48 | #define JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M BIT(9) | |
49 | #define JZ4740_CODEC_1_HEADPHONE_POWERDOWN BIT(8) | |
50 | #define JZ4740_CODEC_1_SUSPEND BIT(1) | |
51 | #define JZ4740_CODEC_1_RESET BIT(0) | |
52 | ||
53 | #define JZ4740_CODEC_1_LINE_ENABLE_OFFSET 29 | |
54 | #define JZ4740_CODEC_1_MIC_ENABLE_OFFSET 28 | |
55 | #define JZ4740_CODEC_1_SW1_ENABLE_OFFSET 27 | |
56 | #define JZ4740_CODEC_1_ADC_ENABLE_OFFSET 26 | |
57 | #define JZ4740_CODEC_1_SW2_ENABLE_OFFSET 25 | |
58 | #define JZ4740_CODEC_1_DAC_ENABLE_OFFSET 24 | |
59 | #define JZ4740_CODEC_1_HEADPHONE_DISABLE_OFFSET 14 | |
60 | #define JZ4740_CODEC_1_HEADPHONE_POWERDOWN_OFFSET 8 | |
61 | ||
62 | #define JZ4740_CODEC_2_INPUT_VOLUME_MASK 0x1f0000 | |
63 | #define JZ4740_CODEC_2_SAMPLE_RATE_MASK 0x000f00 | |
64 | #define JZ4740_CODEC_2_MIC_BOOST_GAIN_MASK 0x000030 | |
65 | #define JZ4740_CODEC_2_HEADPHONE_VOLUME_MASK 0x000003 | |
66 | ||
67 | #define JZ4740_CODEC_2_INPUT_VOLUME_OFFSET 16 | |
68 | #define JZ4740_CODEC_2_SAMPLE_RATE_OFFSET 8 | |
69 | #define JZ4740_CODEC_2_MIC_BOOST_GAIN_OFFSET 4 | |
70 | #define JZ4740_CODEC_2_HEADPHONE_VOLUME_OFFSET 0 | |
71 | ||
dd1b18ab LPC |
72 | static const struct reg_default jz4740_codec_reg_defaults[] = { |
73 | { JZ4740_REG_CODEC_1, 0x021b2302 }, | |
74 | { JZ4740_REG_CODEC_2, 0x00170803 }, | |
3b097d64 LPC |
75 | }; |
76 | ||
77 | struct jz4740_codec { | |
dd1b18ab | 78 | struct regmap *regmap; |
3b097d64 LPC |
79 | }; |
80 | ||
a484a9a3 LPC |
81 | static const unsigned int jz4740_mic_tlv[] = { |
82 | TLV_DB_RANGE_HEAD(2), | |
83 | 0, 2, TLV_DB_SCALE_ITEM(0, 600, 0), | |
84 | 3, 3, TLV_DB_SCALE_ITEM(2000, 0, 0), | |
85 | }; | |
86 | ||
87 | static const DECLARE_TLV_DB_SCALE(jz4740_out_tlv, 0, 200, 0); | |
88 | static const DECLARE_TLV_DB_SCALE(jz4740_in_tlv, -3450, 150, 0); | |
89 | ||
3b097d64 | 90 | static const struct snd_kcontrol_new jz4740_codec_controls[] = { |
a484a9a3 LPC |
91 | SOC_SINGLE_TLV("Master Playback Volume", JZ4740_REG_CODEC_2, |
92 | JZ4740_CODEC_2_HEADPHONE_VOLUME_OFFSET, 3, 0, | |
93 | jz4740_out_tlv), | |
94 | SOC_SINGLE_TLV("Master Capture Volume", JZ4740_REG_CODEC_2, | |
95 | JZ4740_CODEC_2_INPUT_VOLUME_OFFSET, 31, 0, | |
96 | jz4740_in_tlv), | |
3b097d64 LPC |
97 | SOC_SINGLE("Master Playback Switch", JZ4740_REG_CODEC_1, |
98 | JZ4740_CODEC_1_HEADPHONE_DISABLE_OFFSET, 1, 1), | |
a484a9a3 LPC |
99 | SOC_SINGLE_TLV("Mic Capture Volume", JZ4740_REG_CODEC_2, |
100 | JZ4740_CODEC_2_MIC_BOOST_GAIN_OFFSET, 3, 0, | |
101 | jz4740_mic_tlv), | |
3b097d64 LPC |
102 | }; |
103 | ||
104 | static const struct snd_kcontrol_new jz4740_codec_output_controls[] = { | |
105 | SOC_DAPM_SINGLE("Bypass Switch", JZ4740_REG_CODEC_1, | |
106 | JZ4740_CODEC_1_SW1_ENABLE_OFFSET, 1, 0), | |
107 | SOC_DAPM_SINGLE("DAC Switch", JZ4740_REG_CODEC_1, | |
108 | JZ4740_CODEC_1_SW2_ENABLE_OFFSET, 1, 0), | |
109 | }; | |
110 | ||
111 | static const struct snd_kcontrol_new jz4740_codec_input_controls[] = { | |
112 | SOC_DAPM_SINGLE("Line Capture Switch", JZ4740_REG_CODEC_1, | |
113 | JZ4740_CODEC_1_LINE_ENABLE_OFFSET, 1, 0), | |
114 | SOC_DAPM_SINGLE("Mic Capture Switch", JZ4740_REG_CODEC_1, | |
115 | JZ4740_CODEC_1_MIC_ENABLE_OFFSET, 1, 0), | |
116 | }; | |
117 | ||
118 | static const struct snd_soc_dapm_widget jz4740_codec_dapm_widgets[] = { | |
119 | SND_SOC_DAPM_ADC("ADC", "Capture", JZ4740_REG_CODEC_1, | |
120 | JZ4740_CODEC_1_ADC_ENABLE_OFFSET, 0), | |
121 | SND_SOC_DAPM_DAC("DAC", "Playback", JZ4740_REG_CODEC_1, | |
122 | JZ4740_CODEC_1_DAC_ENABLE_OFFSET, 0), | |
123 | ||
124 | SND_SOC_DAPM_MIXER("Output Mixer", JZ4740_REG_CODEC_1, | |
125 | JZ4740_CODEC_1_HEADPHONE_POWERDOWN_OFFSET, 1, | |
126 | jz4740_codec_output_controls, | |
127 | ARRAY_SIZE(jz4740_codec_output_controls)), | |
128 | ||
129 | SND_SOC_DAPM_MIXER_NAMED_CTL("Input Mixer", SND_SOC_NOPM, 0, 0, | |
130 | jz4740_codec_input_controls, | |
131 | ARRAY_SIZE(jz4740_codec_input_controls)), | |
132 | SND_SOC_DAPM_MIXER("Line Input", SND_SOC_NOPM, 0, 0, NULL, 0), | |
133 | ||
134 | SND_SOC_DAPM_OUTPUT("LOUT"), | |
135 | SND_SOC_DAPM_OUTPUT("ROUT"), | |
136 | ||
137 | SND_SOC_DAPM_INPUT("MIC"), | |
138 | SND_SOC_DAPM_INPUT("LIN"), | |
139 | SND_SOC_DAPM_INPUT("RIN"), | |
140 | }; | |
141 | ||
142 | static const struct snd_soc_dapm_route jz4740_codec_dapm_routes[] = { | |
143 | {"Line Input", NULL, "LIN"}, | |
144 | {"Line Input", NULL, "RIN"}, | |
145 | ||
146 | {"Input Mixer", "Line Capture Switch", "Line Input"}, | |
147 | {"Input Mixer", "Mic Capture Switch", "MIC"}, | |
148 | ||
149 | {"ADC", NULL, "Input Mixer"}, | |
150 | ||
151 | {"Output Mixer", "Bypass Switch", "Input Mixer"}, | |
152 | {"Output Mixer", "DAC Switch", "DAC"}, | |
153 | ||
154 | {"LOUT", NULL, "Output Mixer"}, | |
155 | {"ROUT", NULL, "Output Mixer"}, | |
156 | }; | |
157 | ||
158 | static int jz4740_codec_hw_params(struct snd_pcm_substream *substream, | |
159 | struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) | |
160 | { | |
dd1b18ab | 161 | struct jz4740_codec *jz4740_codec = snd_soc_codec_get_drvdata(dai->codec); |
3b097d64 | 162 | uint32_t val; |
3b097d64 LPC |
163 | |
164 | switch (params_rate(params)) { | |
165 | case 8000: | |
166 | val = 0; | |
167 | break; | |
168 | case 11025: | |
169 | val = 1; | |
170 | break; | |
171 | case 12000: | |
172 | val = 2; | |
173 | break; | |
174 | case 16000: | |
175 | val = 3; | |
176 | break; | |
177 | case 22050: | |
178 | val = 4; | |
179 | break; | |
180 | case 24000: | |
181 | val = 5; | |
182 | break; | |
183 | case 32000: | |
184 | val = 6; | |
185 | break; | |
186 | case 44100: | |
187 | val = 7; | |
188 | break; | |
189 | case 48000: | |
190 | val = 8; | |
191 | break; | |
192 | default: | |
193 | return -EINVAL; | |
194 | } | |
195 | ||
196 | val <<= JZ4740_CODEC_2_SAMPLE_RATE_OFFSET; | |
197 | ||
dd1b18ab | 198 | regmap_update_bits(jz4740_codec->regmap, JZ4740_REG_CODEC_2, |
3b097d64 LPC |
199 | JZ4740_CODEC_2_SAMPLE_RATE_MASK, val); |
200 | ||
201 | return 0; | |
202 | } | |
203 | ||
85e7652d | 204 | static const struct snd_soc_dai_ops jz4740_codec_dai_ops = { |
3b097d64 LPC |
205 | .hw_params = jz4740_codec_hw_params, |
206 | }; | |
207 | ||
f0fba2ad LG |
208 | static struct snd_soc_dai_driver jz4740_codec_dai = { |
209 | .name = "jz4740-hifi", | |
3b097d64 LPC |
210 | .playback = { |
211 | .stream_name = "Playback", | |
212 | .channels_min = 2, | |
213 | .channels_max = 2, | |
214 | .rates = SNDRV_PCM_RATE_8000_48000, | |
215 | .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8, | |
216 | }, | |
217 | .capture = { | |
218 | .stream_name = "Capture", | |
219 | .channels_min = 2, | |
220 | .channels_max = 2, | |
221 | .rates = SNDRV_PCM_RATE_8000_48000, | |
222 | .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8, | |
223 | }, | |
224 | .ops = &jz4740_codec_dai_ops, | |
225 | .symmetric_rates = 1, | |
226 | }; | |
3b097d64 | 227 | |
dd1b18ab | 228 | static void jz4740_codec_wakeup(struct regmap *regmap) |
3b097d64 | 229 | { |
dd1b18ab | 230 | regmap_update_bits(regmap, JZ4740_REG_CODEC_1, |
3b097d64 LPC |
231 | JZ4740_CODEC_1_RESET, JZ4740_CODEC_1_RESET); |
232 | udelay(2); | |
233 | ||
dd1b18ab | 234 | regmap_update_bits(regmap, JZ4740_REG_CODEC_1, |
3b097d64 LPC |
235 | JZ4740_CODEC_1_SUSPEND | JZ4740_CODEC_1_RESET, 0); |
236 | ||
dd1b18ab | 237 | regcache_sync(regmap); |
3b097d64 LPC |
238 | } |
239 | ||
240 | static int jz4740_codec_set_bias_level(struct snd_soc_codec *codec, | |
241 | enum snd_soc_bias_level level) | |
242 | { | |
dd1b18ab LPC |
243 | struct jz4740_codec *jz4740_codec = snd_soc_codec_get_drvdata(codec); |
244 | struct regmap *regmap = jz4740_codec->regmap; | |
3b097d64 LPC |
245 | unsigned int mask; |
246 | unsigned int value; | |
247 | ||
248 | switch (level) { | |
249 | case SND_SOC_BIAS_ON: | |
250 | break; | |
251 | case SND_SOC_BIAS_PREPARE: | |
252 | mask = JZ4740_CODEC_1_VREF_DISABLE | | |
253 | JZ4740_CODEC_1_VREF_AMP_DISABLE | | |
254 | JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M; | |
255 | value = 0; | |
256 | ||
dd1b18ab | 257 | regmap_update_bits(regmap, JZ4740_REG_CODEC_1, mask, value); |
3b097d64 LPC |
258 | break; |
259 | case SND_SOC_BIAS_STANDBY: | |
260 | /* The only way to clear the suspend flag is to reset the codec */ | |
ce6120cc | 261 | if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) |
dd1b18ab | 262 | jz4740_codec_wakeup(regmap); |
3b097d64 LPC |
263 | |
264 | mask = JZ4740_CODEC_1_VREF_DISABLE | | |
265 | JZ4740_CODEC_1_VREF_AMP_DISABLE | | |
266 | JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M; | |
267 | value = JZ4740_CODEC_1_VREF_DISABLE | | |
268 | JZ4740_CODEC_1_VREF_AMP_DISABLE | | |
269 | JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M; | |
270 | ||
dd1b18ab | 271 | regmap_update_bits(regmap, JZ4740_REG_CODEC_1, mask, value); |
3b097d64 LPC |
272 | break; |
273 | case SND_SOC_BIAS_OFF: | |
274 | mask = JZ4740_CODEC_1_SUSPEND; | |
275 | value = JZ4740_CODEC_1_SUSPEND; | |
276 | ||
dd1b18ab LPC |
277 | regmap_update_bits(regmap, JZ4740_REG_CODEC_1, mask, value); |
278 | regcache_mark_dirty(regmap); | |
3b097d64 LPC |
279 | break; |
280 | default: | |
281 | break; | |
282 | } | |
283 | ||
ce6120cc | 284 | codec->dapm.bias_level = level; |
3b097d64 LPC |
285 | |
286 | return 0; | |
287 | } | |
288 | ||
f0fba2ad | 289 | static int jz4740_codec_dev_probe(struct snd_soc_codec *codec) |
3b097d64 | 290 | { |
dd1b18ab LPC |
291 | struct jz4740_codec *jz4740_codec = snd_soc_codec_get_drvdata(codec); |
292 | ||
293 | regmap_update_bits(jz4740_codec->regmap, JZ4740_REG_CODEC_1, | |
f0fba2ad | 294 | JZ4740_CODEC_1_SW2_ENABLE, JZ4740_CODEC_1_SW2_ENABLE); |
3b097d64 | 295 | |
3b097d64 LPC |
296 | return 0; |
297 | } | |
298 | ||
f0fba2ad | 299 | static struct snd_soc_codec_driver soc_codec_dev_jz4740_codec = { |
3b097d64 | 300 | .probe = jz4740_codec_dev_probe, |
f0fba2ad | 301 | .set_bias_level = jz4740_codec_set_bias_level, |
2a93f709 | 302 | .suspend_bias_off = true, |
67447912 LPC |
303 | |
304 | .controls = jz4740_codec_controls, | |
305 | .num_controls = ARRAY_SIZE(jz4740_codec_controls), | |
306 | .dapm_widgets = jz4740_codec_dapm_widgets, | |
307 | .num_dapm_widgets = ARRAY_SIZE(jz4740_codec_dapm_widgets), | |
308 | .dapm_routes = jz4740_codec_dapm_routes, | |
309 | .num_dapm_routes = ARRAY_SIZE(jz4740_codec_dapm_routes), | |
3b097d64 | 310 | }; |
3b097d64 | 311 | |
dd1b18ab LPC |
312 | static const struct regmap_config jz4740_codec_regmap_config = { |
313 | .reg_bits = 32, | |
314 | .reg_stride = 4, | |
315 | .val_bits = 32, | |
316 | .max_register = JZ4740_REG_CODEC_2, | |
317 | ||
318 | .reg_defaults = jz4740_codec_reg_defaults, | |
319 | .num_reg_defaults = ARRAY_SIZE(jz4740_codec_reg_defaults), | |
320 | .cache_type = REGCACHE_RBTREE, | |
321 | }; | |
322 | ||
7a79e94e | 323 | static int jz4740_codec_probe(struct platform_device *pdev) |
3b097d64 LPC |
324 | { |
325 | int ret; | |
326 | struct jz4740_codec *jz4740_codec; | |
3b097d64 | 327 | struct resource *mem; |
dd1b18ab | 328 | void __iomem *base; |
3b097d64 | 329 | |
558460c6 AL |
330 | jz4740_codec = devm_kzalloc(&pdev->dev, sizeof(*jz4740_codec), |
331 | GFP_KERNEL); | |
3b097d64 LPC |
332 | if (!jz4740_codec) |
333 | return -ENOMEM; | |
334 | ||
335 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
b25b5aa0 TR |
336 | base = devm_ioremap_resource(&pdev->dev, mem); |
337 | if (IS_ERR(base)) | |
338 | return PTR_ERR(base); | |
3b097d64 | 339 | |
dd1b18ab LPC |
340 | jz4740_codec->regmap = devm_regmap_init_mmio(&pdev->dev, base, |
341 | &jz4740_codec_regmap_config); | |
342 | if (IS_ERR(jz4740_codec->regmap)) | |
343 | return PTR_ERR(jz4740_codec->regmap); | |
344 | ||
3b097d64 LPC |
345 | platform_set_drvdata(pdev, jz4740_codec); |
346 | ||
f0fba2ad LG |
347 | ret = snd_soc_register_codec(&pdev->dev, |
348 | &soc_codec_dev_jz4740_codec, &jz4740_codec_dai, 1); | |
355d74b5 | 349 | if (ret) |
3b097d64 | 350 | dev_err(&pdev->dev, "Failed to register codec\n"); |
3b097d64 | 351 | |
3b097d64 LPC |
352 | return ret; |
353 | } | |
354 | ||
7a79e94e | 355 | static int jz4740_codec_remove(struct platform_device *pdev) |
3b097d64 | 356 | { |
f0fba2ad | 357 | snd_soc_unregister_codec(&pdev->dev); |
3b097d64 | 358 | |
3b097d64 LPC |
359 | return 0; |
360 | } | |
361 | ||
362 | static struct platform_driver jz4740_codec_driver = { | |
363 | .probe = jz4740_codec_probe, | |
7a79e94e | 364 | .remove = jz4740_codec_remove, |
3b097d64 LPC |
365 | .driver = { |
366 | .name = "jz4740-codec", | |
367 | .owner = THIS_MODULE, | |
368 | }, | |
369 | }; | |
370 | ||
5bbcc3c0 | 371 | module_platform_driver(jz4740_codec_driver); |
3b097d64 LPC |
372 | |
373 | MODULE_DESCRIPTION("JZ4740 SoC internal codec driver"); | |
374 | MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); | |
375 | MODULE_LICENSE("GPL v2"); | |
376 | MODULE_ALIAS("platform:jz4740-codec"); |