projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branches 'pnp', 'pm-cpuidle' and 'pm-cpufreq'
[deliverable/linux.git] / sound / soc / codecs / tlv320aic3x.c
CommitLineData
44d0a879
VB		 1/*
2 * ALSA SoC TLV320AIC3X codec driver
3 *
d6b52039 4 * Author: Vladimir Barinov, <vbarinov@embeddedalley.com>
44d0a879
VB		 5 * Copyright: (C) 2007 MontaVista Software, Inc., <source@mvista.com>
6 *
7 * Based on sound/soc/codecs/wm8753.c by Liam Girdwood
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 * Notes:
14 * The AIC3X is a driver for a low power stereo audio
6184f105 15 * codecs aic31, aic32, aic33, aic3007.
44d0a879
VB		 16 *
17 * It supports full aic33 codec functionality.
6184f105
RC		 18 * The compatibility with aic32, aic31 and aic3007 is as follows:
19 * aic32/aic3007 | aic31
44d0a879
VB		 20 * ---------------------------------------
21 * MONO_LOUT -> N/A | MONO_LOUT -> N/A
22 * | IN1L -> LINE1L
23 * | IN1R -> LINE1R
24 * | IN2L -> LINE2L
25 * | IN2R -> LINE2R
26 * | MIC3L/R -> N/A
27 * truncated internal functionality in
28 * accordance with documentation
29 * ---------------------------------------
30 *
31 * Hence the machine layer should disable unsupported inputs/outputs by
a5302181 32 * snd_soc_dapm_disable_pin(codec, "MONO_LOUT"), etc.
44d0a879
VB		 33 */
34
35#include <linux/module.h>
36#include <linux/moduleparam.h>
37#include <linux/init.h>
38#include <linux/delay.h>
39#include <linux/pm.h>
40#include <linux/i2c.h>
5193d62f 41#include <linux/gpio.h>
07779fdd 42#include <linux/regulator/consumer.h>
b3b70786 43#include <linux/of.h>
c24fdc88 44#include <linux/of_gpio.h>
5a0e3ad6 45#include <linux/slab.h>
44d0a879
VB		 46#include <sound/core.h>
47#include <sound/pcm.h>
48#include <sound/pcm_params.h>
49#include <sound/soc.h>
44d0a879 50#include <sound/initval.h>
7565fc38 51#include <sound/tlv.h>
5193d62f 52#include <sound/tlv320aic3x.h>
44d0a879
VB		 53
54#include "tlv320aic3x.h"
55
07779fdd
JN		 56#define AIC3X_NUM_SUPPLIES 4
57static const char *aic3x_supply_names[AIC3X_NUM_SUPPLIES] = {
58 "IOVDD", /* I/O Voltage */
59 "DVDD", /* Digital Core Voltage */
60 "AVDD", /* Analog DAC Voltage */
61 "DRVDD", /* ADC Analog and Output Driver Voltage */
62};
44d0a879 63
414c73ab
JN		 64static LIST_HEAD(reset_list);
65
5a895f8a
JN		 66struct aic3x_priv;
67
68struct aic3x_disable_nb {
69 struct notifier_block nb;
70 struct aic3x_priv *aic3x;
71};
72
44d0a879
VB		 73/* codec private data */
74struct aic3x_priv {
5a895f8a 75 struct snd_soc_codec *codec;
2a6fedec 76 struct regmap *regmap;
07779fdd 77 struct regulator_bulk_data supplies[AIC3X_NUM_SUPPLIES];
5a895f8a 78 struct aic3x_disable_nb disable_nb[AIC3X_NUM_SUPPLIES];
f0fba2ad 79 struct aic3x_setup_data *setup;
44d0a879 80 unsigned int sysclk;
36849409
PU		 81 unsigned int dai_fmt;
82 unsigned int tdm_delay;
414c73ab 83 struct list_head list;
44d0a879 84 int master;
5193d62f 85 int gpio_reset;
6c1a7d40 86 int power;
6184f105
RC		 87#define AIC3X_MODEL_3X 0
88#define AIC3X_MODEL_33 1
89#define AIC3X_MODEL_3007 2
9503112d 90#define AIC3X_MODEL_3104 3
6184f105 91 u16 model;
e2e8bfdf
HG		 92
93 /* Selects the micbias voltage */
94 enum aic3x_micbias_voltage micbias_vg;
44d0a879
VB		 95};
96
2a6fedec
MB		 97static const struct reg_default aic3x_reg[] = {
98 { 0, 0x00 }, { 1, 0x00 }, { 2, 0x00 }, { 3, 0x10 },
99 { 4, 0x04 }, { 5, 0x00 }, { 6, 0x00 }, { 7, 0x00 },
100 { 8, 0x00 }, { 9, 0x00 }, { 10, 0x00 }, { 11, 0x01 },
101 { 12, 0x00 }, { 13, 0x00 }, { 14, 0x00 }, { 15, 0x80 },
102 { 16, 0x80 }, { 17, 0xff }, { 18, 0xff }, { 19, 0x78 },
103 { 20, 0x78 }, { 21, 0x78 }, { 22, 0x78 }, { 23, 0x78 },
104 { 24, 0x78 }, { 25, 0x00 }, { 26, 0x00 }, { 27, 0xfe },
105 { 28, 0x00 }, { 29, 0x00 }, { 30, 0xfe }, { 31, 0x00 },
106 { 32, 0x18 }, { 33, 0x18 }, { 34, 0x00 }, { 35, 0x00 },
107 { 36, 0x00 }, { 37, 0x00 }, { 38, 0x00 }, { 39, 0x00 },
108 { 40, 0x00 }, { 41, 0x00 }, { 42, 0x00 }, { 43, 0x80 },
109 { 44, 0x80 }, { 45, 0x00 }, { 46, 0x00 }, { 47, 0x00 },
110 { 48, 0x00 }, { 49, 0x00 }, { 50, 0x00 }, { 51, 0x04 },
111 { 52, 0x00 }, { 53, 0x00 }, { 54, 0x00 }, { 55, 0x00 },
112 { 56, 0x00 }, { 57, 0x00 }, { 58, 0x04 }, { 59, 0x00 },
113 { 60, 0x00 }, { 61, 0x00 }, { 62, 0x00 }, { 63, 0x00 },
114 { 64, 0x00 }, { 65, 0x04 }, { 66, 0x00 }, { 67, 0x00 },
115 { 68, 0x00 }, { 69, 0x00 }, { 70, 0x00 }, { 71, 0x00 },
116 { 72, 0x04 }, { 73, 0x00 }, { 74, 0x00 }, { 75, 0x00 },
117 { 76, 0x00 }, { 77, 0x00 }, { 78, 0x00 }, { 79, 0x00 },
118 { 80, 0x00 }, { 81, 0x00 }, { 82, 0x00 }, { 83, 0x00 },
119 { 84, 0x00 }, { 85, 0x00 }, { 86, 0x00 }, { 87, 0x00 },
120 { 88, 0x00 }, { 89, 0x00 }, { 90, 0x00 }, { 91, 0x00 },
121 { 92, 0x00 }, { 93, 0x00 }, { 94, 0x00 }, { 95, 0x00 },
122 { 96, 0x00 }, { 97, 0x00 }, { 98, 0x00 }, { 99, 0x00 },
123 { 100, 0x00 }, { 101, 0x00 }, { 102, 0x02 }, { 103, 0x00 },
124 { 104, 0x00 }, { 105, 0x00 }, { 106, 0x00 }, { 107, 0x00 },
125 { 108, 0x00 }, { 109, 0x00 },
126};
127
128static const struct regmap_config aic3x_regmap = {
129 .reg_bits = 8,
130 .val_bits = 8,
131
132 .max_register = DAC_ICC_ADJ,
133 .reg_defaults = aic3x_reg,
134 .num_reg_defaults = ARRAY_SIZE(aic3x_reg),
135 .cache_type = REGCACHE_RBTREE,
44d0a879
VB		 136};
137
44d0a879 138#define SOC_DAPM_SINGLE_AIC3X(xname, reg, shift, mask, invert) \
1476f66f
LPC		 139 SOC_SINGLE_EXT(xname, reg, shift, mask, invert, \
140 snd_soc_dapm_get_volsw, snd_soc_dapm_put_volsw_aic3x)
44d0a879
VB		 141
142/*
143 * All input lines are connected when !0xf and disconnected with 0xf bit field,
144 * so we have to use specific dapm_put call for input mixer
145 */
146static int snd_soc_dapm_put_volsw_aic3x(struct snd_kcontrol *kcontrol,
147 struct snd_ctl_elem_value *ucontrol)
148{
eee5d7f9 149 struct snd_soc_codec *codec = snd_soc_dapm_kcontrol_codec(kcontrol);
4453dba5
EN		 150 struct soc_mixer_control *mc =
151 (struct soc_mixer_control *)kcontrol->private_value;
152 unsigned int reg = mc->reg;
153 unsigned int shift = mc->shift;
154 int max = mc->max;
155 unsigned int mask = (1 << fls(max)) - 1;
156 unsigned int invert = mc->invert;
5d99d778
LPC		 157 unsigned short val;
158 struct snd_soc_dapm_update update;
159 int connect, change;
44d0a879
VB		 160
161 val = (ucontrol->value.integer.value[0] & mask);
162
163 mask = 0xf;
164 if (val)
165 val = mask;
166
5d99d778
LPC		 167 connect = !!val;
168
44d0a879
VB		 169 if (invert)
170 val = mask - val;
44d0a879 171
5d99d778
LPC		 172 mask <<= shift;
173 val <<= shift;
2894770e 174
e6c111fa 175 change = snd_soc_test_bits(codec, reg, mask, val);
5d99d778
LPC		 176 if (change) {
177 update.kcontrol = kcontrol;
178 update.reg = reg;
179 update.mask = mask;
180 update.val = val;
181
eee5d7f9 182 snd_soc_dapm_mixer_update_power(&codec->dapm, kcontrol, connect,
5d99d778
LPC		 183 &update);
184 }
2894770e 185
5d99d778 186 return change;
44d0a879
VB		 187}
188
e2e8bfdf
HG		 189/*
190 * mic bias power on/off share the same register bits with
191 * output voltage of mic bias. when power on mic bias, we
192 * need reclaim it to voltage value.
193 * 0x0 = Powered off
194 * 0x1 = MICBIAS output is powered to 2.0V,
195 * 0x2 = MICBIAS output is powered to 2.5V
196 * 0x3 = MICBIAS output is connected to AVDD
197 */
198static int mic_bias_event(struct snd_soc_dapm_widget *w,
199 struct snd_kcontrol *kcontrol, int event)
200{
38d3df61 201 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
e2e8bfdf
HG		 202 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
203
204 switch (event) {
205 case SND_SOC_DAPM_POST_PMU:
206 /* change mic bias voltage to user defined */
207 snd_soc_update_bits(codec, MICBIAS_CTRL,
208 MICBIAS_LEVEL_MASK,
209 aic3x->micbias_vg << MICBIAS_LEVEL_SHIFT);
210 break;
211
212 case SND_SOC_DAPM_PRE_PMD:
213 snd_soc_update_bits(codec, MICBIAS_CTRL,
214 MICBIAS_LEVEL_MASK, 0);
215 break;
216 }
217 return 0;
218}
219
a60e654b
PU		 220static const char * const aic3x_left_dac_mux[] = {
221 "DAC_L1", "DAC_L3", "DAC_L2" };
222static SOC_ENUM_SINGLE_DECL(aic3x_left_dac_enum, DAC_LINE_MUX, 6,
223 aic3x_left_dac_mux);
224
225static const char * const aic3x_right_dac_mux[] = {
226 "DAC_R1", "DAC_R3", "DAC_R2" };
227static SOC_ENUM_SINGLE_DECL(aic3x_right_dac_enum, DAC_LINE_MUX, 4,
228 aic3x_right_dac_mux);
229
230static const char * const aic3x_left_hpcom_mux[] = {
231 "differential of HPLOUT", "constant VCM", "single-ended" };
232static SOC_ENUM_SINGLE_DECL(aic3x_left_hpcom_enum, HPLCOM_CFG, 4,
233 aic3x_left_hpcom_mux);
234
235static const char * const aic3x_right_hpcom_mux[] = {
236 "differential of HPROUT", "constant VCM", "single-ended",
237 "differential of HPLCOM", "external feedback" };
238static SOC_ENUM_SINGLE_DECL(aic3x_right_hpcom_enum, HPRCOM_CFG, 3,
239 aic3x_right_hpcom_mux);
240
241static const char * const aic3x_linein_mode_mux[] = {
242 "single-ended", "differential" };
243static SOC_ENUM_SINGLE_DECL(aic3x_line1l_2_l_enum, LINE1L_2_LADC_CTRL, 7,
244 aic3x_linein_mode_mux);
245static SOC_ENUM_SINGLE_DECL(aic3x_line1l_2_r_enum, LINE1L_2_RADC_CTRL, 7,
246 aic3x_linein_mode_mux);
247static SOC_ENUM_SINGLE_DECL(aic3x_line1r_2_l_enum, LINE1R_2_LADC_CTRL, 7,
248 aic3x_linein_mode_mux);
249static SOC_ENUM_SINGLE_DECL(aic3x_line1r_2_r_enum, LINE1R_2_RADC_CTRL, 7,
250 aic3x_linein_mode_mux);
251static SOC_ENUM_SINGLE_DECL(aic3x_line2l_2_ldac_enum, LINE2L_2_LADC_CTRL, 7,
252 aic3x_linein_mode_mux);
253static SOC_ENUM_SINGLE_DECL(aic3x_line2r_2_rdac_enum, LINE2R_2_RADC_CTRL, 7,
254 aic3x_linein_mode_mux);
255
256static const char * const aic3x_adc_hpf[] = {
257 "Disabled", "0.0045xFs", "0.0125xFs", "0.025xFs" };
258static SOC_ENUM_DOUBLE_DECL(aic3x_adc_hpf_enum, AIC3X_CODEC_DFILT_CTRL, 6, 4,
259 aic3x_adc_hpf);
260
261static const char * const aic3x_agc_level[] = {
262 "-5.5dB", "-8dB", "-10dB", "-12dB",
263 "-14dB", "-17dB", "-20dB", "-24dB" };
264static SOC_ENUM_SINGLE_DECL(aic3x_lagc_level_enum, LAGC_CTRL_A, 4,
265 aic3x_agc_level);
266static SOC_ENUM_SINGLE_DECL(aic3x_ragc_level_enum, RAGC_CTRL_A, 4,
267 aic3x_agc_level);
268
269static const char * const aic3x_agc_attack[] = {
270 "8ms", "11ms", "16ms", "20ms" };
271static SOC_ENUM_SINGLE_DECL(aic3x_lagc_attack_enum, LAGC_CTRL_A, 2,
272 aic3x_agc_attack);
273static SOC_ENUM_SINGLE_DECL(aic3x_ragc_attack_enum, RAGC_CTRL_A, 2,
274 aic3x_agc_attack);
275
276static const char * const aic3x_agc_decay[] = {
277 "100ms", "200ms", "400ms", "500ms" };
278static SOC_ENUM_SINGLE_DECL(aic3x_lagc_decay_enum, LAGC_CTRL_A, 0,
279 aic3x_agc_decay);
280static SOC_ENUM_SINGLE_DECL(aic3x_ragc_decay_enum, RAGC_CTRL_A, 0,
281 aic3x_agc_decay);
bb1daa80 282
68d66269
MLC		 283static const char * const aic3x_poweron_time[] = {
284 "0us", "10us", "100us", "1ms", "10ms", "50ms",
285 "100ms", "200ms", "400ms", "800ms", "2s", "4s" };
286static SOC_ENUM_SINGLE_DECL(aic3x_poweron_time_enum, HPOUT_POP_REDUCTION, 4,
287 aic3x_poweron_time);
288
289static const char * const aic3x_rampup_step[] = { "0ms", "1ms", "2ms", "4ms" };
290static SOC_ENUM_SINGLE_DECL(aic3x_rampup_step_enum, HPOUT_POP_REDUCTION, 2,
291 aic3x_rampup_step);
292
7565fc38
JN		 293/*
294 * DAC digital volumes. From -63.5 to 0 dB in 0.5 dB steps
295 */
296static DECLARE_TLV_DB_SCALE(dac_tlv, -6350, 50, 0);
297/* ADC PGA gain volumes. From 0 to 59.5 dB in 0.5 dB steps */
298static DECLARE_TLV_DB_SCALE(adc_tlv, 0, 50, 0);
299/*
300 * Output stage volumes. From -78.3 to 0 dB. Muted below -78.3 dB.
301 * Step size is approximately 0.5 dB over most of the scale but increasing
302 * near the very low levels.
303 * Define dB scale so that it is mostly correct for range about -55 to 0 dB
304 * but having increasing dB difference below that (and where it doesn't count
305 * so much). This setting shows -50 dB (actual is -50.3 dB) for register
306 * value 100 and -58.5 dB (actual is -78.3 dB) for register value 117.
307 */
308static DECLARE_TLV_DB_SCALE(output_stage_tlv, -5900, 50, 1);
309
44d0a879
VB		 310static const struct snd_kcontrol_new aic3x_snd_controls[] = {
311 /* Output */
7565fc38
JN		 312 SOC_DOUBLE_R_TLV("PCM Playback Volume",
313 LDAC_VOL, RDAC_VOL, 0, 0x7f, 1, dac_tlv),
44d0a879 314
098b1718
JN		 315 /*
316 * Output controls that map to output mixer switches. Note these are
317 * only for swapped L-to-R and R-to-L routes. See below stereo controls
318 * for direct L-to-L and R-to-R routes.
319 */
098b1718
JN		 320 SOC_SINGLE_TLV("Left Line Mixer PGAR Bypass Volume",
321 PGAR_2_LLOPM_VOL, 0, 118, 1, output_stage_tlv),
322 SOC_SINGLE_TLV("Left Line Mixer DACR1 Playback Volume",
323 DACR1_2_LLOPM_VOL, 0, 118, 1, output_stage_tlv),
324
098b1718
JN		 325 SOC_SINGLE_TLV("Right Line Mixer PGAL Bypass Volume",
326 PGAL_2_RLOPM_VOL, 0, 118, 1, output_stage_tlv),
327 SOC_SINGLE_TLV("Right Line Mixer DACL1 Playback Volume",
328 DACL1_2_RLOPM_VOL, 0, 118, 1, output_stage_tlv),
329
098b1718
JN		 330 SOC_SINGLE_TLV("Left HP Mixer PGAR Bypass Volume",
331 PGAR_2_HPLOUT_VOL, 0, 118, 1, output_stage_tlv),
332 SOC_SINGLE_TLV("Left HP Mixer DACR1 Playback Volume",
333 DACR1_2_HPLOUT_VOL, 0, 118, 1, output_stage_tlv),
334
098b1718
JN		 335 SOC_SINGLE_TLV("Right HP Mixer PGAL Bypass Volume",
336 PGAL_2_HPROUT_VOL, 0, 118, 1, output_stage_tlv),
337 SOC_SINGLE_TLV("Right HP Mixer DACL1 Playback Volume",
338 DACL1_2_HPROUT_VOL, 0, 118, 1, output_stage_tlv),
339
098b1718
JN		 340 SOC_SINGLE_TLV("Left HPCOM Mixer PGAR Bypass Volume",
341 PGAR_2_HPLCOM_VOL, 0, 118, 1, output_stage_tlv),
342 SOC_SINGLE_TLV("Left HPCOM Mixer DACR1 Playback Volume",
343 DACR1_2_HPLCOM_VOL, 0, 118, 1, output_stage_tlv),
344
098b1718
JN		 345 SOC_SINGLE_TLV("Right HPCOM Mixer PGAL Bypass Volume",
346 PGAL_2_HPRCOM_VOL, 0, 118, 1, output_stage_tlv),
347 SOC_SINGLE_TLV("Right HPCOM Mixer DACL1 Playback Volume",
348 DACL1_2_HPRCOM_VOL, 0, 118, 1, output_stage_tlv),
349
350 /* Stereo output controls for direct L-to-L and R-to-R routes */
098b1718
JN		 351 SOC_DOUBLE_R_TLV("Line PGA Bypass Volume",
352 PGAL_2_LLOPM_VOL, PGAR_2_RLOPM_VOL,
353 0, 118, 1, output_stage_tlv),
7565fc38
JN		 354 SOC_DOUBLE_R_TLV("Line DAC Playback Volume",
355 DACL1_2_LLOPM_VOL, DACR1_2_RLOPM_VOL,
356 0, 118, 1, output_stage_tlv),
098b1718 357
098b1718
JN		 358 SOC_DOUBLE_R_TLV("HP PGA Bypass Volume",
359 PGAL_2_HPLOUT_VOL, PGAR_2_HPROUT_VOL,
7565fc38 360 0, 118, 1, output_stage_tlv),
7565fc38
JN		 361 SOC_DOUBLE_R_TLV("HP DAC Playback Volume",
362 DACL1_2_HPLOUT_VOL, DACR1_2_HPROUT_VOL,
363 0, 118, 1, output_stage_tlv),
098b1718 364
098b1718
JN		 365 SOC_DOUBLE_R_TLV("HPCOM PGA Bypass Volume",
366 PGAL_2_HPLCOM_VOL, PGAR_2_HPRCOM_VOL,
7565fc38 367 0, 118, 1, output_stage_tlv),
7565fc38
JN		 368 SOC_DOUBLE_R_TLV("HPCOM DAC Playback Volume",
369 DACL1_2_HPLCOM_VOL, DACR1_2_HPRCOM_VOL,
370 0, 118, 1, output_stage_tlv),
098b1718
JN		 371
372 /* Output pin mute controls */
373 SOC_DOUBLE_R("Line Playback Switch", LLOPM_CTRL, RLOPM_CTRL, 3,
374 0x01, 0),
098b1718
JN		 375 SOC_DOUBLE_R("HP Playback Switch", HPLOUT_CTRL, HPROUT_CTRL, 3,
376 0x01, 0),
f9bc0297 377 SOC_DOUBLE_R("HPCOM Playback Switch", HPLCOM_CTRL, HPRCOM_CTRL, 3,
44d0a879 378 0x01, 0),
44d0a879
VB		 379
380 /*
381 * Note: enable Automatic input Gain Controller with care. It can
382 * adjust PGA to max value when ADC is on and will never go back.
383 */
384 SOC_DOUBLE_R("AGC Switch", LAGC_CTRL_A, RAGC_CTRL_A, 7, 0x01, 0),
a60e654b
PU		 385 SOC_ENUM("Left AGC Target level", aic3x_lagc_level_enum),
386 SOC_ENUM("Right AGC Target level", aic3x_ragc_level_enum),
387 SOC_ENUM("Left AGC Attack time", aic3x_lagc_attack_enum),
388 SOC_ENUM("Right AGC Attack time", aic3x_ragc_attack_enum),
389 SOC_ENUM("Left AGC Decay time", aic3x_lagc_decay_enum),
390 SOC_ENUM("Right AGC Decay time", aic3x_ragc_decay_enum),
44d0a879 391
77444191
JP		 392 /* De-emphasis */
393 SOC_DOUBLE("De-emphasis Switch", AIC3X_CODEC_DFILT_CTRL, 2, 0, 0x01, 0),
44d0a879
VB		 394
395 /* Input */
7565fc38
JN		 396 SOC_DOUBLE_R_TLV("PGA Capture Volume", LADC_VOL, RADC_VOL,
397 0, 119, 0, adc_tlv),
44d0a879 398 SOC_DOUBLE_R("PGA Capture Switch", LADC_VOL, RADC_VOL, 7, 0x01, 1),
4d20f70a 399
a60e654b 400 SOC_ENUM("ADC HPF Cut-off", aic3x_adc_hpf_enum),
68d66269
MLC		 401
402 /* Pop reduction */
403 SOC_ENUM("Output Driver Power-On time", aic3x_poweron_time_enum),
404 SOC_ENUM("Output Driver Ramp-up step", aic3x_rampup_step_enum),
44d0a879
VB		 405};
406
9503112d
JS		 407/* For other than tlv320aic3104 */
408static const struct snd_kcontrol_new aic3x_extra_snd_controls[] = {
409 /*
410 * Output controls that map to output mixer switches. Note these are
411 * only for swapped L-to-R and R-to-L routes. See below stereo controls
412 * for direct L-to-L and R-to-R routes.
413 */
414 SOC_SINGLE_TLV("Left Line Mixer Line2R Bypass Volume",
415 LINE2R_2_LLOPM_VOL, 0, 118, 1, output_stage_tlv),
416
417 SOC_SINGLE_TLV("Right Line Mixer Line2L Bypass Volume",
418 LINE2L_2_RLOPM_VOL, 0, 118, 1, output_stage_tlv),
419
420 SOC_SINGLE_TLV("Left HP Mixer Line2R Bypass Volume",
421 LINE2R_2_HPLOUT_VOL, 0, 118, 1, output_stage_tlv),
422
423 SOC_SINGLE_TLV("Right HP Mixer Line2L Bypass Volume",
424 LINE2L_2_HPROUT_VOL, 0, 118, 1, output_stage_tlv),
425
426 SOC_SINGLE_TLV("Left HPCOM Mixer Line2R Bypass Volume",
427 LINE2R_2_HPLCOM_VOL, 0, 118, 1, output_stage_tlv),
428
429 SOC_SINGLE_TLV("Right HPCOM Mixer Line2L Bypass Volume",
430 LINE2L_2_HPRCOM_VOL, 0, 118, 1, output_stage_tlv),
431
432 /* Stereo output controls for direct L-to-L and R-to-R routes */
433 SOC_DOUBLE_R_TLV("Line Line2 Bypass Volume",
434 LINE2L_2_LLOPM_VOL, LINE2R_2_RLOPM_VOL,
435 0, 118, 1, output_stage_tlv),
436
437 SOC_DOUBLE_R_TLV("HP Line2 Bypass Volume",
438 LINE2L_2_HPLOUT_VOL, LINE2R_2_HPROUT_VOL,
439 0, 118, 1, output_stage_tlv),
440
441 SOC_DOUBLE_R_TLV("HPCOM Line2 Bypass Volume",
442 LINE2L_2_HPLCOM_VOL, LINE2R_2_HPRCOM_VOL,
443 0, 118, 1, output_stage_tlv),
444};
445
58381da6
JW		 446static const struct snd_kcontrol_new aic3x_mono_controls[] = {
447 SOC_DOUBLE_R_TLV("Mono Line2 Bypass Volume",
448 LINE2L_2_MONOLOPM_VOL, LINE2R_2_MONOLOPM_VOL,
449 0, 118, 1, output_stage_tlv),
450 SOC_DOUBLE_R_TLV("Mono PGA Bypass Volume",
451 PGAL_2_MONOLOPM_VOL, PGAR_2_MONOLOPM_VOL,
452 0, 118, 1, output_stage_tlv),
453 SOC_DOUBLE_R_TLV("Mono DAC Playback Volume",
454 DACL1_2_MONOLOPM_VOL, DACR1_2_MONOLOPM_VOL,
455 0, 118, 1, output_stage_tlv),
456
457 SOC_SINGLE("Mono Playback Switch", MONOLOPM_CTRL, 3, 0x01, 0),
458};
459
6184f105
RC		 460/*
461 * Class-D amplifier gain. From 0 to 18 dB in 6 dB steps
462 */
463static DECLARE_TLV_DB_SCALE(classd_amp_tlv, 0, 600, 0);
464
465static const struct snd_kcontrol_new aic3x_classd_amp_gain_ctrl =
14a95fe8 466 SOC_DOUBLE_TLV("Class-D Playback Volume", CLASSD_CTRL, 6, 4, 3, 0, classd_amp_tlv);
6184f105 467
44d0a879
VB		 468/* Left DAC Mux */
469static const struct snd_kcontrol_new aic3x_left_dac_mux_controls =
a60e654b 470SOC_DAPM_ENUM("Route", aic3x_left_dac_enum);
44d0a879
VB		 471
472/* Right DAC Mux */
473static const struct snd_kcontrol_new aic3x_right_dac_mux_controls =
a60e654b 474SOC_DAPM_ENUM("Route", aic3x_right_dac_enum);
44d0a879
VB		 475
476/* Left HPCOM Mux */
477static const struct snd_kcontrol_new aic3x_left_hpcom_mux_controls =
a60e654b 478SOC_DAPM_ENUM("Route", aic3x_left_hpcom_enum);
44d0a879
VB		 479
480/* Right HPCOM Mux */
481static const struct snd_kcontrol_new aic3x_right_hpcom_mux_controls =
a60e654b 482SOC_DAPM_ENUM("Route", aic3x_right_hpcom_enum);
44d0a879 483
c3b79e05
JN		 484/* Left Line Mixer */
485static const struct snd_kcontrol_new aic3x_left_line_mixer_controls[] = {
c3b79e05
JN		 486 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_LLOPM_VOL, 7, 1, 0),
487 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_LLOPM_VOL, 7, 1, 0),
c3b79e05
JN		 488 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_LLOPM_VOL, 7, 1, 0),
489 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_LLOPM_VOL, 7, 1, 0),
9503112d
JS		 490 /* Not on tlv320aic3104 */
491 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_LLOPM_VOL, 7, 1, 0),
492 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_LLOPM_VOL, 7, 1, 0),
44d0a879
VB		 493};
494
c3b79e05
JN		 495/* Right Line Mixer */
496static const struct snd_kcontrol_new aic3x_right_line_mixer_controls[] = {
c3b79e05
JN		 497 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_RLOPM_VOL, 7, 1, 0),
498 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_RLOPM_VOL, 7, 1, 0),
c3b79e05
JN		 499 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_RLOPM_VOL, 7, 1, 0),
500 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_RLOPM_VOL, 7, 1, 0),
9503112d
JS		 501 /* Not on tlv320aic3104 */
502 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_RLOPM_VOL, 7, 1, 0),
503 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_RLOPM_VOL, 7, 1, 0),
c3b79e05
JN		 504};
505
506/* Mono Mixer */
507static const struct snd_kcontrol_new aic3x_mono_mixer_controls[] = {
508 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_MONOLOPM_VOL, 7, 1, 0),
509 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_MONOLOPM_VOL, 7, 1, 0),
510 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_MONOLOPM_VOL, 7, 1, 0),
511 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_MONOLOPM_VOL, 7, 1, 0),
512 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_MONOLOPM_VOL, 7, 1, 0),
513 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_MONOLOPM_VOL, 7, 1, 0),
514};
515
516/* Left HP Mixer */
517static const struct snd_kcontrol_new aic3x_left_hp_mixer_controls[] = {
c3b79e05
JN		 518 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_HPLOUT_VOL, 7, 1, 0),
519 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_HPLOUT_VOL, 7, 1, 0),
c3b79e05
JN		 520 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_HPLOUT_VOL, 7, 1, 0),
521 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_HPLOUT_VOL, 7, 1, 0),
9503112d
JS		 522 /* Not on tlv320aic3104 */
523 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_HPLOUT_VOL, 7, 1, 0),
524 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_HPLOUT_VOL, 7, 1, 0),
c3b79e05
JN		 525};
526
527/* Right HP Mixer */
528static const struct snd_kcontrol_new aic3x_right_hp_mixer_controls[] = {
c3b79e05
JN		 529 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_HPROUT_VOL, 7, 1, 0),
530 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_HPROUT_VOL, 7, 1, 0),
c3b79e05
JN		 531 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_HPROUT_VOL, 7, 1, 0),
532 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_HPROUT_VOL, 7, 1, 0),
9503112d
JS		 533 /* Not on tlv320aic3104 */
534 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_HPROUT_VOL, 7, 1, 0),
535 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_HPROUT_VOL, 7, 1, 0),
c3b79e05
JN		 536};
537
538/* Left HPCOM Mixer */
539static const struct snd_kcontrol_new aic3x_left_hpcom_mixer_controls[] = {
c3b79e05
JN		 540 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_HPLCOM_VOL, 7, 1, 0),
541 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_HPLCOM_VOL, 7, 1, 0),
c3b79e05
JN		 542 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_HPLCOM_VOL, 7, 1, 0),
543 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_HPLCOM_VOL, 7, 1, 0),
9503112d
JS		 544 /* Not on tlv320aic3104 */
545 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_HPLCOM_VOL, 7, 1, 0),
546 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_HPLCOM_VOL, 7, 1, 0),
c3b79e05
JN		 547};
548
549/* Right HPCOM Mixer */
550static const struct snd_kcontrol_new aic3x_right_hpcom_mixer_controls[] = {
c3b79e05
JN		 551 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_HPRCOM_VOL, 7, 1, 0),
552 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_HPRCOM_VOL, 7, 1, 0),
c3b79e05
JN		 553 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_HPRCOM_VOL, 7, 1, 0),
554 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_HPRCOM_VOL, 7, 1, 0),
9503112d
JS		 555 /* Not on tlv320aic3104 */
556 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_HPRCOM_VOL, 7, 1, 0),
557 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_HPRCOM_VOL, 7, 1, 0),
44d0a879
VB		 558};
559
560/* Left PGA Mixer */
561static const struct snd_kcontrol_new aic3x_left_pga_mixer_controls[] = {
562 SOC_DAPM_SINGLE_AIC3X("Line1L Switch", LINE1L_2_LADC_CTRL, 3, 1, 1),
54f01916 563 SOC_DAPM_SINGLE_AIC3X("Line1R Switch", LINE1R_2_LADC_CTRL, 3, 1, 1),
44d0a879
VB		 564 SOC_DAPM_SINGLE_AIC3X("Line2L Switch", LINE2L_2_LADC_CTRL, 3, 1, 1),
565 SOC_DAPM_SINGLE_AIC3X("Mic3L Switch", MIC3LR_2_LADC_CTRL, 4, 1, 1),
54f01916 566 SOC_DAPM_SINGLE_AIC3X("Mic3R Switch", MIC3LR_2_LADC_CTRL, 0, 1, 1),
44d0a879
VB		 567};
568
569/* Right PGA Mixer */
570static const struct snd_kcontrol_new aic3x_right_pga_mixer_controls[] = {
571 SOC_DAPM_SINGLE_AIC3X("Line1R Switch", LINE1R_2_RADC_CTRL, 3, 1, 1),
54f01916 572 SOC_DAPM_SINGLE_AIC3X("Line1L Switch", LINE1L_2_RADC_CTRL, 3, 1, 1),
44d0a879 573 SOC_DAPM_SINGLE_AIC3X("Line2R Switch", LINE2R_2_RADC_CTRL, 3, 1, 1),
54f01916 574 SOC_DAPM_SINGLE_AIC3X("Mic3L Switch", MIC3LR_2_RADC_CTRL, 4, 1, 1),
44d0a879
VB		 575 SOC_DAPM_SINGLE_AIC3X("Mic3R Switch", MIC3LR_2_RADC_CTRL, 0, 1, 1),
576};
577
9503112d
JS		 578/* Left PGA Mixer for tlv320aic3104 */
579static const struct snd_kcontrol_new aic3104_left_pga_mixer_controls[] = {
580 SOC_DAPM_SINGLE_AIC3X("Line1L Switch", LINE1L_2_LADC_CTRL, 3, 1, 1),
581 SOC_DAPM_SINGLE_AIC3X("Line1R Switch", LINE1R_2_LADC_CTRL, 3, 1, 1),
582 SOC_DAPM_SINGLE_AIC3X("Mic2L Switch", MIC3LR_2_LADC_CTRL, 4, 1, 1),
583 SOC_DAPM_SINGLE_AIC3X("Mic2R Switch", MIC3LR_2_LADC_CTRL, 0, 1, 1),
584};
585
586/* Right PGA Mixer for tlv320aic3104 */
587static const struct snd_kcontrol_new aic3104_right_pga_mixer_controls[] = {
588 SOC_DAPM_SINGLE_AIC3X("Line1R Switch", LINE1R_2_RADC_CTRL, 3, 1, 1),
589 SOC_DAPM_SINGLE_AIC3X("Line1L Switch", LINE1L_2_RADC_CTRL, 3, 1, 1),
590 SOC_DAPM_SINGLE_AIC3X("Mic2L Switch", MIC3LR_2_RADC_CTRL, 4, 1, 1),
591 SOC_DAPM_SINGLE_AIC3X("Mic2R Switch", MIC3LR_2_RADC_CTRL, 0, 1, 1),
592};
593
44d0a879 594/* Left Line1 Mux */
404b5665 595static const struct snd_kcontrol_new aic3x_left_line1l_mux_controls =
a60e654b 596SOC_DAPM_ENUM("Route", aic3x_line1l_2_l_enum);
404b5665 597static const struct snd_kcontrol_new aic3x_right_line1l_mux_controls =
a60e654b 598SOC_DAPM_ENUM("Route", aic3x_line1l_2_r_enum);
44d0a879
VB		 599
600/* Right Line1 Mux */
404b5665 601static const struct snd_kcontrol_new aic3x_right_line1r_mux_controls =
a60e654b 602SOC_DAPM_ENUM("Route", aic3x_line1r_2_r_enum);
404b5665 603static const struct snd_kcontrol_new aic3x_left_line1r_mux_controls =
a60e654b 604SOC_DAPM_ENUM("Route", aic3x_line1r_2_l_enum);
44d0a879
VB		 605
606/* Left Line2 Mux */
607static const struct snd_kcontrol_new aic3x_left_line2_mux_controls =
a60e654b 608SOC_DAPM_ENUM("Route", aic3x_line2l_2_ldac_enum);
44d0a879
VB		 609
610/* Right Line2 Mux */
611static const struct snd_kcontrol_new aic3x_right_line2_mux_controls =
a60e654b 612SOC_DAPM_ENUM("Route", aic3x_line2r_2_rdac_enum);
44d0a879 613
44d0a879
VB		 614static const struct snd_soc_dapm_widget aic3x_dapm_widgets[] = {
615 /* Left DAC to Left Outputs */
616 SND_SOC_DAPM_DAC("Left DAC", "Left Playback", DAC_PWR, 7, 0),
617 SND_SOC_DAPM_MUX("Left DAC Mux", SND_SOC_NOPM, 0, 0,
618 &aic3x_left_dac_mux_controls),
44d0a879
VB		 619 SND_SOC_DAPM_MUX("Left HPCOM Mux", SND_SOC_NOPM, 0, 0,
620 &aic3x_left_hpcom_mux_controls),
621 SND_SOC_DAPM_PGA("Left Line Out", LLOPM_CTRL, 0, 0, NULL, 0),
622 SND_SOC_DAPM_PGA("Left HP Out", HPLOUT_CTRL, 0, 0, NULL, 0),
623 SND_SOC_DAPM_PGA("Left HP Com", HPLCOM_CTRL, 0, 0, NULL, 0),
624
625 /* Right DAC to Right Outputs */
626 SND_SOC_DAPM_DAC("Right DAC", "Right Playback", DAC_PWR, 6, 0),
627 SND_SOC_DAPM_MUX("Right DAC Mux", SND_SOC_NOPM, 0, 0,
628 &aic3x_right_dac_mux_controls),
44d0a879
VB		 629 SND_SOC_DAPM_MUX("Right HPCOM Mux", SND_SOC_NOPM, 0, 0,
630 &aic3x_right_hpcom_mux_controls),
631 SND_SOC_DAPM_PGA("Right Line Out", RLOPM_CTRL, 0, 0, NULL, 0),
632 SND_SOC_DAPM_PGA("Right HP Out", HPROUT_CTRL, 0, 0, NULL, 0),
633 SND_SOC_DAPM_PGA("Right HP Com", HPRCOM_CTRL, 0, 0, NULL, 0),
634
54f01916 635 /* Inputs to Left ADC */
44d0a879 636 SND_SOC_DAPM_ADC("Left ADC", "Left Capture", LINE1L_2_LADC_CTRL, 2, 0),
44d0a879 637 SND_SOC_DAPM_MUX("Left Line1L Mux", SND_SOC_NOPM, 0, 0,
404b5665 638 &aic3x_left_line1l_mux_controls),
54f01916 639 SND_SOC_DAPM_MUX("Left Line1R Mux", SND_SOC_NOPM, 0, 0,
404b5665 640 &aic3x_left_line1r_mux_controls),
44d0a879 641
54f01916 642 /* Inputs to Right ADC */
44d0a879
VB		 643 SND_SOC_DAPM_ADC("Right ADC", "Right Capture",
644 LINE1R_2_RADC_CTRL, 2, 0),
54f01916 645 SND_SOC_DAPM_MUX("Right Line1L Mux", SND_SOC_NOPM, 0, 0,
404b5665 646 &aic3x_right_line1l_mux_controls),
44d0a879 647 SND_SOC_DAPM_MUX("Right Line1R Mux", SND_SOC_NOPM, 0, 0,
404b5665 648 &aic3x_right_line1r_mux_controls),
9503112d
JS		 649
650 /* Mic Bias */
651 SND_SOC_DAPM_SUPPLY("Mic Bias", MICBIAS_CTRL, 6, 0,
652 mic_bias_event,
653 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
654
655 SND_SOC_DAPM_OUTPUT("LLOUT"),
656 SND_SOC_DAPM_OUTPUT("RLOUT"),
657 SND_SOC_DAPM_OUTPUT("HPLOUT"),
658 SND_SOC_DAPM_OUTPUT("HPROUT"),
659 SND_SOC_DAPM_OUTPUT("HPLCOM"),
660 SND_SOC_DAPM_OUTPUT("HPRCOM"),
661
662 SND_SOC_DAPM_INPUT("LINE1L"),
663 SND_SOC_DAPM_INPUT("LINE1R"),
664
665 /*
666 * Virtual output pin to detection block inside codec. This can be
667 * used to keep codec bias on if gpio or detection features are needed.
668 * Force pin on or construct a path with an input jack and mic bias
669 * widgets.
670 */
671 SND_SOC_DAPM_OUTPUT("Detection"),
672};
673
674/* For other than tlv320aic3104 */
675static const struct snd_soc_dapm_widget aic3x_extra_dapm_widgets[] = {
676 /* Inputs to Left ADC */
677 SND_SOC_DAPM_MIXER("Left PGA Mixer", SND_SOC_NOPM, 0, 0,
678 &aic3x_left_pga_mixer_controls[0],
679 ARRAY_SIZE(aic3x_left_pga_mixer_controls)),
680 SND_SOC_DAPM_MUX("Left Line2L Mux", SND_SOC_NOPM, 0, 0,
681 &aic3x_left_line2_mux_controls),
682
683 /* Inputs to Right ADC */
684 SND_SOC_DAPM_MIXER("Right PGA Mixer", SND_SOC_NOPM, 0, 0,
685 &aic3x_right_pga_mixer_controls[0],
686 ARRAY_SIZE(aic3x_right_pga_mixer_controls)),
44d0a879
VB		 687 SND_SOC_DAPM_MUX("Right Line2R Mux", SND_SOC_NOPM, 0, 0,
688 &aic3x_right_line2_mux_controls),
689
ee15ffdb
JN		 690 /*
691 * Not a real mic bias widget but similar function. This is for dynamic
692 * control of GPIO1 digital mic modulator clock output function when
693 * using digital mic.
694 */
695 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "GPIO1 dmic modclk",
696 AIC3X_GPIO1_REG, 4, 0xf,
697 AIC3X_GPIO1_FUNC_DIGITAL_MIC_MODCLK,
698 AIC3X_GPIO1_FUNC_DISABLED),
699
700 /*
701 * Also similar function like mic bias. Selects digital mic with
702 * configurable oversampling rate instead of ADC converter.
703 */
704 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "DMic Rate 128",
705 AIC3X_ASD_INTF_CTRLA, 0, 3, 1, 0),
706 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "DMic Rate 64",
707 AIC3X_ASD_INTF_CTRLA, 0, 3, 2, 0),
708 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "DMic Rate 32",
709 AIC3X_ASD_INTF_CTRLA, 0, 3, 3, 0),
710
c3b79e05
JN		 711 /* Output mixers */
712 SND_SOC_DAPM_MIXER("Left Line Mixer", SND_SOC_NOPM, 0, 0,
713 &aic3x_left_line_mixer_controls[0],
714 ARRAY_SIZE(aic3x_left_line_mixer_controls)),
715 SND_SOC_DAPM_MIXER("Right Line Mixer", SND_SOC_NOPM, 0, 0,
716 &aic3x_right_line_mixer_controls[0],
717 ARRAY_SIZE(aic3x_right_line_mixer_controls)),
c3b79e05
JN		 718 SND_SOC_DAPM_MIXER("Left HP Mixer", SND_SOC_NOPM, 0, 0,
719 &aic3x_left_hp_mixer_controls[0],
720 ARRAY_SIZE(aic3x_left_hp_mixer_controls)),
721 SND_SOC_DAPM_MIXER("Right HP Mixer", SND_SOC_NOPM, 0, 0,
722 &aic3x_right_hp_mixer_controls[0],
723 ARRAY_SIZE(aic3x_right_hp_mixer_controls)),
724 SND_SOC_DAPM_MIXER("Left HPCOM Mixer", SND_SOC_NOPM, 0, 0,
725 &aic3x_left_hpcom_mixer_controls[0],
726 ARRAY_SIZE(aic3x_left_hpcom_mixer_controls)),
727 SND_SOC_DAPM_MIXER("Right HPCOM Mixer", SND_SOC_NOPM, 0, 0,
728 &aic3x_right_hpcom_mixer_controls[0],
729 ARRAY_SIZE(aic3x_right_hpcom_mixer_controls)),
44d0a879 730
44d0a879
VB		 731 SND_SOC_DAPM_INPUT("MIC3L"),
732 SND_SOC_DAPM_INPUT("MIC3R"),
44d0a879
VB		 733 SND_SOC_DAPM_INPUT("LINE2L"),
734 SND_SOC_DAPM_INPUT("LINE2R"),
9503112d 735};
19f7ac50 736
9503112d
JS		 737/* For tlv320aic3104 */
738static const struct snd_soc_dapm_widget aic3104_extra_dapm_widgets[] = {
739 /* Inputs to Left ADC */
740 SND_SOC_DAPM_MIXER("Left PGA Mixer", SND_SOC_NOPM, 0, 0,
741 &aic3104_left_pga_mixer_controls[0],
742 ARRAY_SIZE(aic3104_left_pga_mixer_controls)),
743
744 /* Inputs to Right ADC */
745 SND_SOC_DAPM_MIXER("Right PGA Mixer", SND_SOC_NOPM, 0, 0,
746 &aic3104_right_pga_mixer_controls[0],
747 ARRAY_SIZE(aic3104_right_pga_mixer_controls)),
748
749 /* Output mixers */
750 SND_SOC_DAPM_MIXER("Left Line Mixer", SND_SOC_NOPM, 0, 0,
751 &aic3x_left_line_mixer_controls[0],
752 ARRAY_SIZE(aic3x_left_line_mixer_controls) - 2),
753 SND_SOC_DAPM_MIXER("Right Line Mixer", SND_SOC_NOPM, 0, 0,
754 &aic3x_right_line_mixer_controls[0],
755 ARRAY_SIZE(aic3x_right_line_mixer_controls) - 2),
756 SND_SOC_DAPM_MIXER("Left HP Mixer", SND_SOC_NOPM, 0, 0,
757 &aic3x_left_hp_mixer_controls[0],
758 ARRAY_SIZE(aic3x_left_hp_mixer_controls) - 2),
759 SND_SOC_DAPM_MIXER("Right HP Mixer", SND_SOC_NOPM, 0, 0,
760 &aic3x_right_hp_mixer_controls[0],
761 ARRAY_SIZE(aic3x_right_hp_mixer_controls) - 2),
762 SND_SOC_DAPM_MIXER("Left HPCOM Mixer", SND_SOC_NOPM, 0, 0,
763 &aic3x_left_hpcom_mixer_controls[0],
764 ARRAY_SIZE(aic3x_left_hpcom_mixer_controls) - 2),
765 SND_SOC_DAPM_MIXER("Right HPCOM Mixer", SND_SOC_NOPM, 0, 0,
766 &aic3x_right_hpcom_mixer_controls[0],
767 ARRAY_SIZE(aic3x_right_hpcom_mixer_controls) - 2),
768
769 SND_SOC_DAPM_INPUT("MIC2L"),
770 SND_SOC_DAPM_INPUT("MIC2R"),
44d0a879
VB		 771};
772
58381da6
JW		 773static const struct snd_soc_dapm_widget aic3x_dapm_mono_widgets[] = {
774 /* Mono Output */
775 SND_SOC_DAPM_PGA("Mono Out", MONOLOPM_CTRL, 0, 0, NULL, 0),
776
777 SND_SOC_DAPM_MIXER("Mono Mixer", SND_SOC_NOPM, 0, 0,
778 &aic3x_mono_mixer_controls[0],
779 ARRAY_SIZE(aic3x_mono_mixer_controls)),
780
781 SND_SOC_DAPM_OUTPUT("MONO_LOUT"),
782};
783
6184f105
RC		 784static const struct snd_soc_dapm_widget aic3007_dapm_widgets[] = {
785 /* Class-D outputs */
786 SND_SOC_DAPM_PGA("Left Class-D Out", CLASSD_CTRL, 3, 0, NULL, 0),
787 SND_SOC_DAPM_PGA("Right Class-D Out", CLASSD_CTRL, 2, 0, NULL, 0),
788
789 SND_SOC_DAPM_OUTPUT("SPOP"),
790 SND_SOC_DAPM_OUTPUT("SPOM"),
791};
792
d0cc0d3a 793static const struct snd_soc_dapm_route intercon[] = {
44d0a879
VB		 794 /* Left Input */
795 {"Left Line1L Mux", "single-ended", "LINE1L"},
796 {"Left Line1L Mux", "differential", "LINE1L"},
6b2afee1
PU		 797 {"Left Line1R Mux", "single-ended", "LINE1R"},
798 {"Left Line1R Mux", "differential", "LINE1R"},
44d0a879 799
44d0a879 800 {"Left PGA Mixer", "Line1L Switch", "Left Line1L Mux"},
54f01916 801 {"Left PGA Mixer", "Line1R Switch", "Left Line1R Mux"},
44d0a879
VB		 802
803 {"Left ADC", NULL, "Left PGA Mixer"},
804
805 /* Right Input */
806 {"Right Line1R Mux", "single-ended", "LINE1R"},
807 {"Right Line1R Mux", "differential", "LINE1R"},
6b2afee1
PU		 808 {"Right Line1L Mux", "single-ended", "LINE1L"},
809 {"Right Line1L Mux", "differential", "LINE1L"},
44d0a879 810
54f01916 811 {"Right PGA Mixer", "Line1L Switch", "Right Line1L Mux"},
44d0a879 812 {"Right PGA Mixer", "Line1R Switch", "Right Line1R Mux"},
44d0a879
VB		 813
814 {"Right ADC", NULL, "Right PGA Mixer"},
c3b79e05
JN		 815
816 /* Left DAC Output */
817 {"Left DAC Mux", "DAC_L1", "Left DAC"},
818 {"Left DAC Mux", "DAC_L2", "Left DAC"},
819 {"Left DAC Mux", "DAC_L3", "Left DAC"},
820
821 /* Right DAC Output */
822 {"Right DAC Mux", "DAC_R1", "Right DAC"},
823 {"Right DAC Mux", "DAC_R2", "Right DAC"},
824 {"Right DAC Mux", "DAC_R3", "Right DAC"},
825
826 /* Left Line Output */
c3b79e05
JN		 827 {"Left Line Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
828 {"Left Line Mixer", "DACL1 Switch", "Left DAC Mux"},
c3b79e05
JN		 829 {"Left Line Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
830 {"Left Line Mixer", "DACR1 Switch", "Right DAC Mux"},
831
832 {"Left Line Out", NULL, "Left Line Mixer"},
833 {"Left Line Out", NULL, "Left DAC Mux"},
834 {"LLOUT", NULL, "Left Line Out"},
835
836 /* Right Line Output */
c3b79e05
JN		 837 {"Right Line Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
838 {"Right Line Mixer", "DACL1 Switch", "Left DAC Mux"},
c3b79e05
JN		 839 {"Right Line Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
840 {"Right Line Mixer", "DACR1 Switch", "Right DAC Mux"},
841
842 {"Right Line Out", NULL, "Right Line Mixer"},
843 {"Right Line Out", NULL, "Right DAC Mux"},
844 {"RLOUT", NULL, "Right Line Out"},
845
c3b79e05 846 /* Left HP Output */
c3b79e05
JN		 847 {"Left HP Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
848 {"Left HP Mixer", "DACL1 Switch", "Left DAC Mux"},
c3b79e05
JN		 849 {"Left HP Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
850 {"Left HP Mixer", "DACR1 Switch", "Right DAC Mux"},
851
852 {"Left HP Out", NULL, "Left HP Mixer"},
853 {"Left HP Out", NULL, "Left DAC Mux"},
854 {"HPLOUT", NULL, "Left HP Out"},
855
856 /* Right HP Output */
c3b79e05
JN		 857 {"Right HP Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
858 {"Right HP Mixer", "DACL1 Switch", "Left DAC Mux"},
c3b79e05
JN		 859 {"Right HP Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
860 {"Right HP Mixer", "DACR1 Switch", "Right DAC Mux"},
861
862 {"Right HP Out", NULL, "Right HP Mixer"},
863 {"Right HP Out", NULL, "Right DAC Mux"},
864 {"HPROUT", NULL, "Right HP Out"},
865
866 /* Left HPCOM Output */
c3b79e05
JN		 867 {"Left HPCOM Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
868 {"Left HPCOM Mixer", "DACL1 Switch", "Left DAC Mux"},
c3b79e05
JN		 869 {"Left HPCOM Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
870 {"Left HPCOM Mixer", "DACR1 Switch", "Right DAC Mux"},
871
872 {"Left HPCOM Mux", "differential of HPLOUT", "Left HP Mixer"},
873 {"Left HPCOM Mux", "constant VCM", "Left HPCOM Mixer"},
874 {"Left HPCOM Mux", "single-ended", "Left HPCOM Mixer"},
875 {"Left HP Com", NULL, "Left HPCOM Mux"},
876 {"HPLCOM", NULL, "Left HP Com"},
877
878 /* Right HPCOM Output */
c3b79e05
JN		 879 {"Right HPCOM Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
880 {"Right HPCOM Mixer", "DACL1 Switch", "Left DAC Mux"},
c3b79e05
JN		 881 {"Right HPCOM Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
882 {"Right HPCOM Mixer", "DACR1 Switch", "Right DAC Mux"},
883
884 {"Right HPCOM Mux", "differential of HPROUT", "Right HP Mixer"},
885 {"Right HPCOM Mux", "constant VCM", "Right HPCOM Mixer"},
886 {"Right HPCOM Mux", "single-ended", "Right HPCOM Mixer"},
887 {"Right HPCOM Mux", "differential of HPLCOM", "Left HPCOM Mixer"},
888 {"Right HPCOM Mux", "external feedback", "Right HPCOM Mixer"},
889 {"Right HP Com", NULL, "Right HPCOM Mux"},
890 {"HPRCOM", NULL, "Right HP Com"},
44d0a879
VB		 891};
892
9503112d
JS		 893/* For other than tlv320aic3104 */
894static const struct snd_soc_dapm_route intercon_extra[] = {
895 /* Left Input */
896 {"Left Line2L Mux", "single-ended", "LINE2L"},
897 {"Left Line2L Mux", "differential", "LINE2L"},
898
899 {"Left PGA Mixer", "Line2L Switch", "Left Line2L Mux"},
900 {"Left PGA Mixer", "Mic3L Switch", "MIC3L"},
901 {"Left PGA Mixer", "Mic3R Switch", "MIC3R"},
902
903 {"Left ADC", NULL, "GPIO1 dmic modclk"},
904
905 /* Right Input */
906 {"Right Line2R Mux", "single-ended", "LINE2R"},
907 {"Right Line2R Mux", "differential", "LINE2R"},
908
909 {"Right PGA Mixer", "Line2R Switch", "Right Line2R Mux"},
910 {"Right PGA Mixer", "Mic3L Switch", "MIC3L"},
911 {"Right PGA Mixer", "Mic3R Switch", "MIC3R"},
912
913 {"Right ADC", NULL, "GPIO1 dmic modclk"},
914
915 /*
916 * Logical path between digital mic enable and GPIO1 modulator clock
917 * output function
918 */
919 {"GPIO1 dmic modclk", NULL, "DMic Rate 128"},
920 {"GPIO1 dmic modclk", NULL, "DMic Rate 64"},
921 {"GPIO1 dmic modclk", NULL, "DMic Rate 32"},
922
923 /* Left Line Output */
924 {"Left Line Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
925 {"Left Line Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
926
927 /* Right Line Output */
928 {"Right Line Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
929 {"Right Line Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
930
931 /* Left HP Output */
932 {"Left HP Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
933 {"Left HP Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
934
935 /* Right HP Output */
936 {"Right HP Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
937 {"Right HP Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
938
939 /* Left HPCOM Output */
940 {"Left HPCOM Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
941 {"Left HPCOM Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
942
943 /* Right HPCOM Output */
944 {"Right HPCOM Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
945 {"Right HPCOM Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
946};
947
b8255930 948/* For tlv320aic3104 */
9503112d
JS		 949static const struct snd_soc_dapm_route intercon_extra_3104[] = {
950 /* Left Input */
951 {"Left PGA Mixer", "Mic2L Switch", "MIC2L"},
952 {"Left PGA Mixer", "Mic2R Switch", "MIC2R"},
953
954 /* Right Input */
955 {"Right PGA Mixer", "Mic2L Switch", "MIC2L"},
956 {"Right PGA Mixer", "Mic2R Switch", "MIC2R"},
957};
958
58381da6
JW		 959static const struct snd_soc_dapm_route intercon_mono[] = {
960 /* Mono Output */
961 {"Mono Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
962 {"Mono Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
963 {"Mono Mixer", "DACL1 Switch", "Left DAC Mux"},
964 {"Mono Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
965 {"Mono Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
966 {"Mono Mixer", "DACR1 Switch", "Right DAC Mux"},
967 {"Mono Out", NULL, "Mono Mixer"},
968 {"MONO_LOUT", NULL, "Mono Out"},
969};
970
6184f105
RC		 971static const struct snd_soc_dapm_route intercon_3007[] = {
972 /* Class-D outputs */
973 {"Left Class-D Out", NULL, "Left Line Out"},
974 {"Right Class-D Out", NULL, "Left Line Out"},
975 {"SPOP", NULL, "Left Class-D Out"},
976 {"SPOM", NULL, "Right Class-D Out"},
977};
978
44d0a879
VB		 979static int aic3x_add_widgets(struct snd_soc_codec *codec)
980{
6184f105 981 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
ce6120cc 982 struct snd_soc_dapm_context *dapm = &codec->dapm;
6184f105 983
58381da6
JW		 984 switch (aic3x->model) {
985 case AIC3X_MODEL_3X:
986 case AIC3X_MODEL_33:
9503112d
JS		 987 snd_soc_dapm_new_controls(dapm, aic3x_extra_dapm_widgets,
988 ARRAY_SIZE(aic3x_extra_dapm_widgets));
989 snd_soc_dapm_add_routes(dapm, intercon_extra,
990 ARRAY_SIZE(intercon_extra));
58381da6
JW		 991 snd_soc_dapm_new_controls(dapm, aic3x_dapm_mono_widgets,
992 ARRAY_SIZE(aic3x_dapm_mono_widgets));
993 snd_soc_dapm_add_routes(dapm, intercon_mono,
994 ARRAY_SIZE(intercon_mono));
995 break;
996 case AIC3X_MODEL_3007:
9503112d
JS		 997 snd_soc_dapm_new_controls(dapm, aic3x_extra_dapm_widgets,
998 ARRAY_SIZE(aic3x_extra_dapm_widgets));
999 snd_soc_dapm_add_routes(dapm, intercon_extra,
1000 ARRAY_SIZE(intercon_extra));
ce6120cc 1001 snd_soc_dapm_new_controls(dapm, aic3007_dapm_widgets,
6184f105 1002 ARRAY_SIZE(aic3007_dapm_widgets));
ce6120cc
LG		 1003 snd_soc_dapm_add_routes(dapm, intercon_3007,
1004 ARRAY_SIZE(intercon_3007));
58381da6 1005 break;
9503112d
JS		 1006 case AIC3X_MODEL_3104:
1007 snd_soc_dapm_new_controls(dapm, aic3104_extra_dapm_widgets,
1008 ARRAY_SIZE(aic3104_extra_dapm_widgets));
1009 snd_soc_dapm_add_routes(dapm, intercon_extra_3104,
1010 ARRAY_SIZE(intercon_extra_3104));
1011 break;
6184f105
RC		 1012 }
1013
44d0a879
VB		 1014 return 0;
1015}
1016
44d0a879 1017static int aic3x_hw_params(struct snd_pcm_substream *substream,
dee89c4d
MB		 1018 struct snd_pcm_hw_params *params,
1019 struct snd_soc_dai *dai)
44d0a879 1020{
e6968a17 1021 struct snd_soc_codec *codec = dai->codec;
b2c812e2 1022 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
4f9c16cc 1023 int codec_clk = 0, bypass_pll = 0, fsref, last_clk = 0;
255173b4
PM		 1024 u8 data, j, r, p, pll_q, pll_p = 1, pll_r = 1, pll_j = 1;
1025 u16 d, pll_d = 1;
255173b4 1026 int clk;
44d0a879 1027
4f9c16cc 1028 /* select data word length */
e18eca43 1029 data = snd_soc_read(codec, AIC3X_ASD_INTF_CTRLB) & (~(0x3 << 4));
3e3e2922
MB		 1030 switch (params_width(params)) {
1031 case 16:
44d0a879 1032 break;
3e3e2922 1033 case 20:
4f9c16cc 1034 data |= (0x01 << 4);
44d0a879 1035 break;
3e3e2922 1036 case 24:
4f9c16cc 1037 data |= (0x02 << 4);
44d0a879 1038 break;
3e3e2922 1039 case 32:
4f9c16cc 1040 data |= (0x03 << 4);
44d0a879
VB		 1041 break;
1042 }
e18eca43 1043 snd_soc_write(codec, AIC3X_ASD_INTF_CTRLB, data);
4f9c16cc
DM		 1044
1045 /* Fsref can be 44100 or 48000 */
1046 fsref = (params_rate(params) % 11025 == 0) ? 44100 : 48000;
1047
1048 /* Try to find a value for Q which allows us to bypass the PLL and
1049 * generate CODEC_CLK directly. */
1050 for (pll_q = 2; pll_q < 18; pll_q++)
1051 if (aic3x->sysclk / (128 * pll_q) == fsref) {
1052 bypass_pll = 1;
1053 break;
1054 }
1055
1056 if (bypass_pll) {
1057 pll_q &= 0xf;
e18eca43
JN		 1058 snd_soc_write(codec, AIC3X_PLL_PROGA_REG, pll_q << PLLQ_SHIFT);
1059 snd_soc_write(codec, AIC3X_GPIOB_REG, CODEC_CLKIN_CLKDIV);
06c71282 1060 /* disable PLL if it is bypassed */
9c173d15 1061 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG, PLL_ENABLE, 0);
06c71282
C		 1062
1063 } else {
e18eca43 1064 snd_soc_write(codec, AIC3X_GPIOB_REG, CODEC_CLKIN_PLLDIV);
06c71282 1065 /* enable PLL when it is used */
9c173d15
AL		 1066 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG,
1067 PLL_ENABLE, PLL_ENABLE);
06c71282 1068 }
4f9c16cc
DM		 1069
1070 /* Route Left DAC to left channel input and
1071 * right DAC to right channel input */
1072 data = (LDAC2LCH | RDAC2RCH);
1073 data |= (fsref == 44100) ? FSREF_44100 : FSREF_48000;
1074 if (params_rate(params) >= 64000)
1075 data |= DUAL_RATE_MODE;
e18eca43 1076 snd_soc_write(codec, AIC3X_CODEC_DATAPATH_REG, data);
44d0a879
VB		 1077
1078 /* codec sample rate select */
4f9c16cc
DM		 1079 data = (fsref * 20) / params_rate(params);
1080 if (params_rate(params) < 64000)
1081 data /= 2;
1082 data /= 5;
1083 data -= 2;
44d0a879 1084 data |= (data << 4);
e18eca43 1085 snd_soc_write(codec, AIC3X_SAMPLE_RATE_SEL_REG, data);
44d0a879 1086
4f9c16cc
DM		 1087 if (bypass_pll)
1088 return 0;
1089
25985edc 1090 /* Use PLL, compute appropriate setup for j, d, r and p, the closest
255173b4
PM		 1091 * one wins the game. Try with d==0 first, next with d!=0.
1092 * Constraints for j are according to the datasheet.
4f9c16cc 1093 * The sysclk is divided by 1000 to prevent integer overflows.
44d0a879 1094 */
255173b4 1095
4f9c16cc
DM		 1096 codec_clk = (2048 * fsref) / (aic3x->sysclk / 1000);
1097
1098 for (r = 1; r <= 16; r++)
1099 for (p = 1; p <= 8; p++) {
255173b4
PM		 1100 for (j = 4; j <= 55; j++) {
1101 /* This is actually 1000*((j+(d/10000))*r)/p
1102 * The term had to be converted to get
1103 * rid of the division by 10000; d = 0 here
1104 */
5baf8315 1105 int tmp_clk = (1000 * j * r) / p;
255173b4
PM		 1106
1107 /* Check whether this values get closer than
1108 * the best ones we had before
1109 */
5baf8315 1110 if (abs(codec_clk - tmp_clk) <
255173b4
PM		 1111 abs(codec_clk - last_clk)) {
1112 pll_j = j; pll_d = 0;
1113 pll_r = r; pll_p = p;
5baf8315 1114 last_clk = tmp_clk;
255173b4
PM		 1115 }
1116
1117 /* Early exit for exact matches */
5baf8315 1118 if (tmp_clk == codec_clk)
255173b4
PM		 1119 goto found;
1120 }
1121 }
4f9c16cc 1122
255173b4
PM		 1123 /* try with d != 0 */
1124 for (p = 1; p <= 8; p++) {
1125 j = codec_clk * p / 1000;
4f9c16cc 1126
255173b4
PM		 1127 if (j < 4 || j > 11)
1128 continue;
4f9c16cc 1129
255173b4
PM		 1130 /* do not use codec_clk here since we'd loose precision */
1131 d = ((2048 * p * fsref) - j * aic3x->sysclk)
1132 * 100 / (aic3x->sysclk/100);
4f9c16cc 1133
255173b4 1134 clk = (10000 * j + d) / (10 * p);
4f9c16cc 1135
255173b4
PM		 1136 /* check whether this values get closer than the best
1137 * ones we had before */
1138 if (abs(codec_clk - clk) < abs(codec_clk - last_clk)) {
1139 pll_j = j; pll_d = d; pll_r = 1; pll_p = p;
1140 last_clk = clk;
4f9c16cc
DM		 1141 }
1142
255173b4
PM		 1143 /* Early exit for exact matches */
1144 if (clk == codec_clk)
1145 goto found;
1146 }
1147
4f9c16cc
DM		 1148 if (last_clk == 0) {
1149 printk(KERN_ERR "%s(): unable to setup PLL\n", __func__);
1150 return -EINVAL;
1151 }
44d0a879 1152
255173b4 1153found:
c9fe573a 1154 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG, PLLP_MASK, pll_p);
e18eca43
JN		 1155 snd_soc_write(codec, AIC3X_OVRF_STATUS_AND_PLLR_REG,
1156 pll_r << PLLR_SHIFT);
1157 snd_soc_write(codec, AIC3X_PLL_PROGB_REG, pll_j << PLLJ_SHIFT);
1158 snd_soc_write(codec, AIC3X_PLL_PROGC_REG,
1159 (pll_d >> 6) << PLLD_MSB_SHIFT);
1160 snd_soc_write(codec, AIC3X_PLL_PROGD_REG,
1161 (pll_d & 0x3F) << PLLD_LSB_SHIFT);
44d0a879 1162
44d0a879
VB		 1163 return 0;
1164}
1165
36849409
PU		 1166static int aic3x_prepare(struct snd_pcm_substream *substream,
1167 struct snd_soc_dai *dai)
1168{
1169 struct snd_soc_codec *codec = dai->codec;
1170 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
1171 int delay = 0;
1172
1173 /* TDM slot selection only valid in DSP_A/_B mode */
1174 if (aic3x->dai_fmt == SND_SOC_DAIFMT_DSP_A)
1175 delay += (aic3x->tdm_delay + 1);
1176 else if (aic3x->dai_fmt == SND_SOC_DAIFMT_DSP_B)
1177 delay += aic3x->tdm_delay;
1178
1179 /* Configure data delay */
0b65ba99 1180 snd_soc_write(codec, AIC3X_ASD_INTF_CTRLC, delay);
36849409
PU		 1181
1182 return 0;
1183}
1184
e550e17f 1185static int aic3x_mute(struct snd_soc_dai *dai, int mute)
44d0a879
VB		 1186{
1187 struct snd_soc_codec *codec = dai->codec;
e18eca43
JN		 1188 u8 ldac_reg = snd_soc_read(codec, LDAC_VOL) & ~MUTE_ON;
1189 u8 rdac_reg = snd_soc_read(codec, RDAC_VOL) & ~MUTE_ON;
44d0a879
VB		 1190
1191 if (mute) {
e18eca43
JN		 1192 snd_soc_write(codec, LDAC_VOL, ldac_reg | MUTE_ON);
1193 snd_soc_write(codec, RDAC_VOL, rdac_reg | MUTE_ON);
44d0a879 1194 } else {
e18eca43
JN		 1195 snd_soc_write(codec, LDAC_VOL, ldac_reg);
1196 snd_soc_write(codec, RDAC_VOL, rdac_reg);
44d0a879
VB		 1197 }
1198
1199 return 0;
1200}
1201
e550e17f 1202static int aic3x_set_dai_sysclk(struct snd_soc_dai *codec_dai,
44d0a879
VB		 1203 int clk_id, unsigned int freq, int dir)
1204{
1205 struct snd_soc_codec *codec = codec_dai->codec;
b2c812e2 1206 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
44d0a879 1207
a1f34af0
JP		 1208 /* set clock on MCLK or GPIO2 or BCLK */
1209 snd_soc_update_bits(codec, AIC3X_CLKGEN_CTRL_REG, PLLCLK_IN_MASK,
1210 clk_id << PLLCLK_IN_SHIFT);
1211 snd_soc_update_bits(codec, AIC3X_CLKGEN_CTRL_REG, CLKDIV_IN_MASK,
1212 clk_id << CLKDIV_IN_SHIFT);
1213
4f9c16cc
DM		 1214 aic3x->sysclk = freq;
1215 return 0;
44d0a879
VB		 1216}
1217
e550e17f 1218static int aic3x_set_dai_fmt(struct snd_soc_dai *codec_dai,
44d0a879
VB		 1219 unsigned int fmt)
1220{
1221 struct snd_soc_codec *codec = codec_dai->codec;
b2c812e2 1222 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
81971a14
JN		 1223 u8 iface_areg, iface_breg;
1224
e18eca43
JN		 1225 iface_areg = snd_soc_read(codec, AIC3X_ASD_INTF_CTRLA) & 0x3f;
1226 iface_breg = snd_soc_read(codec, AIC3X_ASD_INTF_CTRLB) & 0x3f;
44d0a879
VB		 1227
1228 /* set master/slave audio interface */
1229 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1230 case SND_SOC_DAIFMT_CBM_CFM:
1231 aic3x->master = 1;
1232 iface_areg |= BIT_CLK_MASTER | WORD_CLK_MASTER;
1233 break;
1234 case SND_SOC_DAIFMT_CBS_CFS:
1235 aic3x->master = 0;
68e47981 1236 iface_areg &= ~(BIT_CLK_MASTER | WORD_CLK_MASTER);
44d0a879
VB		 1237 break;
1238 default:
1239 return -EINVAL;
1240 }
1241
4b7d2831
JN		 1242 /*
1243 * match both interface format and signal polarities since they
1244 * are fixed
1245 */
1246 switch (fmt & (SND_SOC_DAIFMT_FORMAT_MASK |
1247 SND_SOC_DAIFMT_INV_MASK)) {
1248 case (SND_SOC_DAIFMT_I2S | SND_SOC_DAIFMT_NB_NF):
44d0a879 1249 break;
a24f4f68 1250 case (SND_SOC_DAIFMT_DSP_A | SND_SOC_DAIFMT_IB_NF):
4b7d2831 1251 case (SND_SOC_DAIFMT_DSP_B | SND_SOC_DAIFMT_IB_NF):
44d0a879
VB		 1252 iface_breg |= (0x01 << 6);
1253 break;
4b7d2831 1254 case (SND_SOC_DAIFMT_RIGHT_J | SND_SOC_DAIFMT_NB_NF):
44d0a879
VB		 1255 iface_breg |= (0x02 << 6);
1256 break;
4b7d2831 1257 case (SND_SOC_DAIFMT_LEFT_J | SND_SOC_DAIFMT_NB_NF):
44d0a879
VB		 1258 iface_breg |= (0x03 << 6);
1259 break;
1260 default:
1261 return -EINVAL;
1262 }
1263
36849409
PU		 1264 aic3x->dai_fmt = fmt & SND_SOC_DAIFMT_FORMAT_MASK;
1265
44d0a879 1266 /* set iface */
e18eca43
JN		 1267 snd_soc_write(codec, AIC3X_ASD_INTF_CTRLA, iface_areg);
1268 snd_soc_write(codec, AIC3X_ASD_INTF_CTRLB, iface_breg);
36849409
PU		 1269
1270 return 0;
1271}
1272
1273static int aic3x_set_dai_tdm_slot(struct snd_soc_dai *codec_dai,
1274 unsigned int tx_mask, unsigned int rx_mask,
1275 int slots, int slot_width)
1276{
1277 struct snd_soc_codec *codec = codec_dai->codec;
1278 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
1279 unsigned int lsb;
1280
1281 if (tx_mask != rx_mask) {
1282 dev_err(codec->dev, "tx and rx masks must be symmetric\n");
1283 return -EINVAL;
1284 }
1285
1286 if (unlikely(!tx_mask)) {
1287 dev_err(codec->dev, "tx and rx masks need to be non 0\n");
1288 return -EINVAL;
1289 }
1290
1291 /* TDM based on DSP mode requires slots to be adjacent */
1292 lsb = __ffs(tx_mask);
1293 if ((lsb + 1) != __fls(tx_mask)) {
1294 dev_err(codec->dev, "Invalid mask, slots must be adjacent\n");
1295 return -EINVAL;
1296 }
1297
1298 aic3x->tdm_delay = lsb * slot_width;
1299
1300 /* DOUT in high-impedance on inactive bit clocks */
1301 snd_soc_update_bits(codec, AIC3X_ASD_INTF_CTRLA,
1302 DOUT_TRISTATE, DOUT_TRISTATE);
44d0a879
VB		 1303
1304 return 0;
1305}
1306
5a895f8a
JN		 1307static int aic3x_regulator_event(struct notifier_block *nb,
1308 unsigned long event, void *data)
1309{
1310 struct aic3x_disable_nb *disable_nb =
1311 container_of(nb, struct aic3x_disable_nb, nb);
1312 struct aic3x_priv *aic3x = disable_nb->aic3x;
1313
1314 if (event & REGULATOR_EVENT_DISABLE) {
1315 /*
1316 * Put codec to reset and require cache sync as at least one
1317 * of the supplies was disabled
1318 */
79ee820d 1319 if (gpio_is_valid(aic3x->gpio_reset))
5a895f8a 1320 gpio_set_value(aic3x->gpio_reset, 0);
2a6fedec 1321 regcache_mark_dirty(aic3x->regmap);
5a895f8a
JN		 1322 }
1323
1324 return 0;
1325}
1326
6c1a7d40
JN		 1327static int aic3x_set_power(struct snd_soc_codec *codec, int power)
1328{
1329 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
31d9f8fa 1330 unsigned int pll_c, pll_d;
2a6fedec 1331 int ret;
6c1a7d40
JN		 1332
1333 if (power) {
1334 ret = regulator_bulk_enable(ARRAY_SIZE(aic3x->supplies),
1335 aic3x->supplies);
1336 if (ret)
1337 goto out;
1338 aic3x->power = 1;
5a895f8a 1339
79ee820d 1340 if (gpio_is_valid(aic3x->gpio_reset)) {
6c1a7d40
JN		 1341 udelay(1);
1342 gpio_set_value(aic3x->gpio_reset, 1);
1343 }
1344
1345 /* Sync reg_cache with the hardware */
2a6fedec
MB		 1346 regcache_cache_only(aic3x->regmap, false);
1347 regcache_sync(aic3x->regmap);
31d9f8fa
DL		 1348
1349 /* Rewrite paired PLL D registers in case cached sync skipped
1350 * writing one of them and thus caused other one also not
1351 * being written
1352 */
1353 pll_c = snd_soc_read(codec, AIC3X_PLL_PROGC_REG);
1354 pll_d = snd_soc_read(codec, AIC3X_PLL_PROGD_REG);
1355 if (pll_c == aic3x_reg[AIC3X_PLL_PROGC_REG].def ||
1356 pll_d == aic3x_reg[AIC3X_PLL_PROGD_REG].def) {
1357 snd_soc_write(codec, AIC3X_PLL_PROGC_REG, pll_c);
1358 snd_soc_write(codec, AIC3X_PLL_PROGD_REG, pll_d);
1359 }
6c1a7d40 1360 } else {
9fb352b1
JN		 1361 /*
1362 * Do soft reset to this codec instance in order to clear
1363 * possible VDD leakage currents in case the supply regulators
1364 * remain on
1365 */
1366 snd_soc_write(codec, AIC3X_RESET, SOFT_RESET);
2a6fedec 1367 regcache_mark_dirty(aic3x->regmap);
6c1a7d40 1368 aic3x->power = 0;
5a895f8a 1369 /* HW writes are needless when bias is off */
2a6fedec 1370 regcache_cache_only(aic3x->regmap, true);
6c1a7d40
JN		 1371 ret = regulator_bulk_disable(ARRAY_SIZE(aic3x->supplies),
1372 aic3x->supplies);
1373 }
1374out:
1375 return ret;
1376}
1377
0be9898a
MB		 1378static int aic3x_set_bias_level(struct snd_soc_codec *codec,
1379 enum snd_soc_bias_level level)
44d0a879 1380{
b2c812e2 1381 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
44d0a879 1382
0be9898a
MB		 1383 switch (level) {
1384 case SND_SOC_BIAS_ON:
db13802e
JN		 1385 break;
1386 case SND_SOC_BIAS_PREPARE:
ce6120cc 1387 if (codec->dapm.bias_level == SND_SOC_BIAS_STANDBY &&
c23fd751 1388 aic3x->master) {
44d0a879 1389 /* enable pll */
9c173d15
AL		 1390 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG,
1391 PLL_ENABLE, PLL_ENABLE);
44d0a879
VB		 1392 }
1393 break;
0be9898a 1394 case SND_SOC_BIAS_STANDBY:
6c1a7d40
JN		 1395 if (!aic3x->power)
1396 aic3x_set_power(codec, 1);
ce6120cc 1397 if (codec->dapm.bias_level == SND_SOC_BIAS_PREPARE &&
c23fd751 1398 aic3x->master) {
44d0a879 1399 /* disable pll */
9c173d15
AL		 1400 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG,
1401 PLL_ENABLE, 0);
44d0a879
VB		 1402 }
1403 break;
c23fd751 1404 case SND_SOC_BIAS_OFF:
6c1a7d40
JN		 1405 if (aic3x->power)
1406 aic3x_set_power(codec, 0);
c23fd751 1407 break;
44d0a879 1408 }
ce6120cc 1409 codec->dapm.bias_level = level;
44d0a879
VB		 1410
1411 return 0;
1412}
1413
1414#define AIC3X_RATES SNDRV_PCM_RATE_8000_96000
1415#define AIC3X_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
2a11a10a
PU		 1416 SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S24_LE | \
1417 SNDRV_PCM_FMTBIT_S32_LE)
44d0a879 1418
85e7652d 1419static const struct snd_soc_dai_ops aic3x_dai_ops = {
6335d055 1420 .hw_params = aic3x_hw_params,
36849409 1421 .prepare = aic3x_prepare,
6335d055
EM		 1422 .digital_mute = aic3x_mute,
1423 .set_sysclk = aic3x_set_dai_sysclk,
1424 .set_fmt = aic3x_set_dai_fmt,
36849409 1425 .set_tdm_slot = aic3x_set_dai_tdm_slot,
6335d055
EM		 1426};
1427
f0fba2ad
LG		 1428static struct snd_soc_dai_driver aic3x_dai = {
1429 .name = "tlv320aic3x-hifi",
44d0a879
VB		 1430 .playback = {
1431 .stream_name = "Playback",
06378da4 1432 .channels_min = 2,
44d0a879
VB		 1433 .channels_max = 2,
1434 .rates = AIC3X_RATES,
1435 .formats = AIC3X_FORMATS,},
1436 .capture = {
1437 .stream_name = "Capture",
06378da4 1438 .channels_min = 2,
44d0a879
VB		 1439 .channels_max = 2,
1440 .rates = AIC3X_RATES,
1441 .formats = AIC3X_FORMATS,},
6335d055 1442 .ops = &aic3x_dai_ops,
14017615 1443 .symmetric_rates = 1,
44d0a879 1444};
44d0a879 1445
58381da6
JW		 1446static void aic3x_mono_init(struct snd_soc_codec *codec)
1447{
1448 /* DAC to Mono Line Out default volume and route to Output mixer */
1449 snd_soc_write(codec, DACL1_2_MONOLOPM_VOL, DEFAULT_VOL | ROUTE_ON);
1450 snd_soc_write(codec, DACR1_2_MONOLOPM_VOL, DEFAULT_VOL | ROUTE_ON);
1451
1452 /* unmute all outputs */
1453 snd_soc_update_bits(codec, MONOLOPM_CTRL, UNMUTE, UNMUTE);
1454
1455 /* PGA to Mono Line Out default volume, disconnect from Output Mixer */
1456 snd_soc_write(codec, PGAL_2_MONOLOPM_VOL, DEFAULT_VOL);
1457 snd_soc_write(codec, PGAR_2_MONOLOPM_VOL, DEFAULT_VOL);
1458
1459 /* Line2 to Mono Out default volume, disconnect from Output Mixer */
1460 snd_soc_write(codec, LINE2L_2_MONOLOPM_VOL, DEFAULT_VOL);
1461 snd_soc_write(codec, LINE2R_2_MONOLOPM_VOL, DEFAULT_VOL);
1462}
1463
44d0a879
VB		 1464/*
1465 * initialise the AIC3X driver
1466 * register the mixer and dsp interfaces with the kernel
1467 */
cb3826f5 1468static int aic3x_init(struct snd_soc_codec *codec)
44d0a879 1469{
6184f105 1470 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
cb3826f5 1471
e18eca43
JN		 1472 snd_soc_write(codec, AIC3X_PAGE_SELECT, PAGE0_SELECT);
1473 snd_soc_write(codec, AIC3X_RESET, SOFT_RESET);
44d0a879 1474
44d0a879 1475 /* DAC default volume and mute */
e18eca43
JN		 1476 snd_soc_write(codec, LDAC_VOL, DEFAULT_VOL | MUTE_ON);
1477 snd_soc_write(codec, RDAC_VOL, DEFAULT_VOL | MUTE_ON);
44d0a879
VB		 1478
1479 /* DAC to HP default volume and route to Output mixer */
e18eca43
JN		 1480 snd_soc_write(codec, DACL1_2_HPLOUT_VOL, DEFAULT_VOL | ROUTE_ON);
1481 snd_soc_write(codec, DACR1_2_HPROUT_VOL, DEFAULT_VOL | ROUTE_ON);
1482 snd_soc_write(codec, DACL1_2_HPLCOM_VOL, DEFAULT_VOL | ROUTE_ON);
1483 snd_soc_write(codec, DACR1_2_HPRCOM_VOL, DEFAULT_VOL | ROUTE_ON);
44d0a879 1484 /* DAC to Line Out default volume and route to Output mixer */
e18eca43
JN		 1485 snd_soc_write(codec, DACL1_2_LLOPM_VOL, DEFAULT_VOL | ROUTE_ON);
1486 snd_soc_write(codec, DACR1_2_RLOPM_VOL, DEFAULT_VOL | ROUTE_ON);
44d0a879
VB		 1487
1488 /* unmute all outputs */
9c173d15
AL		 1489 snd_soc_update_bits(codec, LLOPM_CTRL, UNMUTE, UNMUTE);
1490 snd_soc_update_bits(codec, RLOPM_CTRL, UNMUTE, UNMUTE);
9c173d15
AL		 1491 snd_soc_update_bits(codec, HPLOUT_CTRL, UNMUTE, UNMUTE);
1492 snd_soc_update_bits(codec, HPROUT_CTRL, UNMUTE, UNMUTE);
1493 snd_soc_update_bits(codec, HPLCOM_CTRL, UNMUTE, UNMUTE);
1494 snd_soc_update_bits(codec, HPRCOM_CTRL, UNMUTE, UNMUTE);
44d0a879
VB		 1495
1496 /* ADC default volume and unmute */
e18eca43
JN		 1497 snd_soc_write(codec, LADC_VOL, DEFAULT_GAIN);
1498 snd_soc_write(codec, RADC_VOL, DEFAULT_GAIN);
44d0a879 1499 /* By default route Line1 to ADC PGA mixer */
e18eca43
JN		 1500 snd_soc_write(codec, LINE1L_2_LADC_CTRL, 0x0);
1501 snd_soc_write(codec, LINE1R_2_RADC_CTRL, 0x0);
44d0a879
VB		 1502
1503 /* PGA to HP Bypass default volume, disconnect from Output Mixer */
e18eca43
JN		 1504 snd_soc_write(codec, PGAL_2_HPLOUT_VOL, DEFAULT_VOL);
1505 snd_soc_write(codec, PGAR_2_HPROUT_VOL, DEFAULT_VOL);
1506 snd_soc_write(codec, PGAL_2_HPLCOM_VOL, DEFAULT_VOL);
1507 snd_soc_write(codec, PGAR_2_HPRCOM_VOL, DEFAULT_VOL);
44d0a879 1508 /* PGA to Line Out default volume, disconnect from Output Mixer */
e18eca43
JN		 1509 snd_soc_write(codec, PGAL_2_LLOPM_VOL, DEFAULT_VOL);
1510 snd_soc_write(codec, PGAR_2_RLOPM_VOL, DEFAULT_VOL);
44d0a879
VB		 1511
1512 /* Line2 to HP Bypass default volume, disconnect from Output Mixer */
e18eca43
JN		 1513 snd_soc_write(codec, LINE2L_2_HPLOUT_VOL, DEFAULT_VOL);
1514 snd_soc_write(codec, LINE2R_2_HPROUT_VOL, DEFAULT_VOL);
1515 snd_soc_write(codec, LINE2L_2_HPLCOM_VOL, DEFAULT_VOL);
1516 snd_soc_write(codec, LINE2R_2_HPRCOM_VOL, DEFAULT_VOL);
44d0a879 1517 /* Line2 Line Out default volume, disconnect from Output Mixer */
e18eca43
JN		 1518 snd_soc_write(codec, LINE2L_2_LLOPM_VOL, DEFAULT_VOL);
1519 snd_soc_write(codec, LINE2R_2_RLOPM_VOL, DEFAULT_VOL);
44d0a879 1520
58381da6
JW		 1521 switch (aic3x->model) {
1522 case AIC3X_MODEL_3X:
1523 case AIC3X_MODEL_33:
1524 aic3x_mono_init(codec);
1525 break;
1526 case AIC3X_MODEL_3007:
e18eca43 1527 snd_soc_write(codec, CLASSD_CTRL, 0);
58381da6 1528 break;
6184f105
RC		 1529 }
1530
cb3826f5
BD		 1531 return 0;
1532}
54e7e616 1533
414c73ab
JN		 1534static bool aic3x_is_shared_reset(struct aic3x_priv *aic3x)
1535{
1536 struct aic3x_priv *a;
1537
1538 list_for_each_entry(a, &reset_list, list) {
1539 if (gpio_is_valid(aic3x->gpio_reset) &&
1540 aic3x->gpio_reset == a->gpio_reset)
1541 return true;
1542 }
1543
1544 return false;
1545}
1546
f0fba2ad 1547static int aic3x_probe(struct snd_soc_codec *codec)
cb3826f5 1548{
f0fba2ad 1549 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
2f24111a 1550 int ret, i;
f0fba2ad 1551
414c73ab 1552 INIT_LIST_HEAD(&aic3x->list);
5a895f8a 1553 aic3x->codec = codec;
cb3826f5 1554
5a895f8a
JN		 1555 for (i = 0; i < ARRAY_SIZE(aic3x->supplies); i++) {
1556 aic3x->disable_nb[i].nb.notifier_call = aic3x_regulator_event;
1557 aic3x->disable_nb[i].aic3x = aic3x;
1558 ret = regulator_register_notifier(aic3x->supplies[i].consumer,
1559 &aic3x->disable_nb[i].nb);
1560 if (ret) {
1561 dev_err(codec->dev,
1562 "Failed to request regulator notifier: %d\n",
1563 ret);
1564 goto err_notif;
1565 }
1566 }
2f24111a 1567
2a6fedec 1568 regcache_mark_dirty(aic3x->regmap);
37b47656
JN		 1569 aic3x_init(codec);
1570
f0fba2ad 1571 if (aic3x->setup) {
9503112d
JS		 1572 if (aic3x->model != AIC3X_MODEL_3104) {
1573 /* setup GPIO functions */
1574 snd_soc_write(codec, AIC3X_GPIO1_REG,
1575 (aic3x->setup->gpio_func[0] & 0xf) << 4);
1576 snd_soc_write(codec, AIC3X_GPIO2_REG,
1577 (aic3x->setup->gpio_func[1] & 0xf) << 4);
1578 } else {
1579 dev_warn(codec->dev, "GPIO functionality is not supported on tlv320aic3104\n");
1580 }
44d0a879
VB		 1581 }
1582
58381da6
JW		 1583 switch (aic3x->model) {
1584 case AIC3X_MODEL_3X:
1585 case AIC3X_MODEL_33:
9503112d
JS		 1586 snd_soc_add_codec_controls(codec, aic3x_extra_snd_controls,
1587 ARRAY_SIZE(aic3x_extra_snd_controls));
58381da6
JW		 1588 snd_soc_add_codec_controls(codec, aic3x_mono_controls,
1589 ARRAY_SIZE(aic3x_mono_controls));
1590 break;
1591 case AIC3X_MODEL_3007:
9503112d
JS		 1592 snd_soc_add_codec_controls(codec, aic3x_extra_snd_controls,
1593 ARRAY_SIZE(aic3x_extra_snd_controls));
58381da6
JW		 1594 snd_soc_add_codec_controls(codec,
1595 &aic3x_classd_amp_gain_ctrl, 1);
1596 break;
9503112d
JS		 1597 case AIC3X_MODEL_3104:
1598 break;
58381da6 1599 }
cb3826f5 1600
e2e8bfdf
HG		 1601 /* set mic bias voltage */
1602 switch (aic3x->micbias_vg) {
1603 case AIC3X_MICBIAS_2_0V:
1604 case AIC3X_MICBIAS_2_5V:
1605 case AIC3X_MICBIAS_AVDDV:
1606 snd_soc_update_bits(codec, MICBIAS_CTRL,
1607 MICBIAS_LEVEL_MASK,
1608 (aic3x->micbias_vg) << MICBIAS_LEVEL_SHIFT);
1609 break;
1610 case AIC3X_MICBIAS_OFF:
1611 /*
1612 * noting to do. target won't enter here. This is just to avoid
1613 * compile time warning "warning: enumeration value
1614 * 'AIC3X_MICBIAS_OFF' not handled in switch"
1615 */
1616 break;
1617 }
1618
f0fba2ad 1619 aic3x_add_widgets(codec);
cb3826f5
BD		 1620
1621 return 0;
2f24111a 1622
5a895f8a
JN		 1623err_notif:
1624 while (i--)
1625 regulator_unregister_notifier(aic3x->supplies[i].consumer,
1626 &aic3x->disable_nb[i].nb);
2f24111a 1627 return ret;
44d0a879
VB		 1628}
1629
f0fba2ad 1630static int aic3x_remove(struct snd_soc_codec *codec)
cb3826f5 1631{
2f24111a 1632 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
5a895f8a 1633 int i;
2f24111a 1634
414c73ab 1635 list_del(&aic3x->list);
5a895f8a
JN		 1636 for (i = 0; i < ARRAY_SIZE(aic3x->supplies); i++)
1637 regulator_unregister_notifier(aic3x->supplies[i].consumer,
1638 &aic3x->disable_nb[i].nb);
2f24111a 1639
cb3826f5
BD		 1640 return 0;
1641}
44d0a879 1642
f0fba2ad 1643static struct snd_soc_codec_driver soc_codec_dev_aic3x = {
f0fba2ad 1644 .set_bias_level = aic3x_set_bias_level,
eb3032f8 1645 .idle_bias_off = true,
f0fba2ad
LG		 1646 .probe = aic3x_probe,
1647 .remove = aic3x_remove,
f9df1ae6
MB		 1648 .controls = aic3x_snd_controls,
1649 .num_controls = ARRAY_SIZE(aic3x_snd_controls),
58a63fbd
MB		 1650 .dapm_widgets = aic3x_dapm_widgets,
1651 .num_dapm_widgets = ARRAY_SIZE(aic3x_dapm_widgets),
1652 .dapm_routes = intercon,
1653 .num_dapm_routes = ARRAY_SIZE(intercon),
f0fba2ad
LG		 1654};
1655
44d0a879
VB		 1656/*
1657 * AIC3X 2 wire address can be up to 4 devices with device addresses
1658 * 0x18, 0x19, 0x1A, 0x1B
1659 */
44d0a879 1660
6184f105 1661static const struct i2c_device_id aic3x_i2c_id[] = {
177fdd89
AL		 1662 { "tlv320aic3x", AIC3X_MODEL_3X },
1663 { "tlv320aic33", AIC3X_MODEL_33 },
1664 { "tlv320aic3007", AIC3X_MODEL_3007 },
cbaa5689 1665 { "tlv320aic3106", AIC3X_MODEL_3X },
9503112d 1666 { "tlv320aic3104", AIC3X_MODEL_3104 },
6184f105
RC		 1667 { }
1668};
1669MODULE_DEVICE_TABLE(i2c, aic3x_i2c_id);
1670
2a6fedec
MB		 1671static const struct reg_default aic3007_class_d[] = {
1672 /* Class-D speaker driver init; datasheet p. 46 */
1673 { AIC3X_PAGE_SELECT, 0x0D },
1674 { 0xD, 0x0D },
1675 { 0x8, 0x5C },
1676 { 0x8, 0x5D },
1677 { 0x8, 0x5C },
1678 { AIC3X_PAGE_SELECT, 0x00 },
1679};
1680
44d0a879
VB		 1681/*
1682 * If the i2c layer weren't so broken, we could pass this kind of data
1683 * around
1684 */
ba8ed121
JD		 1685static int aic3x_i2c_probe(struct i2c_client *i2c,
1686 const struct i2c_device_id *id)
44d0a879 1687{
5193d62f 1688 struct aic3x_pdata *pdata = i2c->dev.platform_data;
f0fba2ad 1689 struct aic3x_priv *aic3x;
c24fdc88
HG		 1690 struct aic3x_setup_data *ai3x_setup;
1691 struct device_node *np = i2c->dev.of_node;
6f818e04 1692 int ret, i;
e2e8bfdf 1693 u32 value;
44d0a879 1694
e2257db3 1695 aic3x = devm_kzalloc(&i2c->dev, sizeof(struct aic3x_priv), GFP_KERNEL);
b1117f52 1696 if (!aic3x)
cb3826f5 1697 return -ENOMEM;
cb3826f5 1698
2a6fedec
MB		 1699 aic3x->regmap = devm_regmap_init_i2c(i2c, &aic3x_regmap);
1700 if (IS_ERR(aic3x->regmap)) {
1701 ret = PTR_ERR(aic3x->regmap);
1702 return ret;
1703 }
1704
1705 regcache_cache_only(aic3x->regmap, true);
a84a441b 1706
cb3826f5 1707 i2c_set_clientdata(i2c, aic3x);
c776357e
JN		 1708 if (pdata) {
1709 aic3x->gpio_reset = pdata->gpio_reset;
1710 aic3x->setup = pdata->setup;
e2e8bfdf 1711 aic3x->micbias_vg = pdata->micbias_vg;
c24fdc88
HG		 1712 } else if (np) {
1713 ai3x_setup = devm_kzalloc(&i2c->dev, sizeof(*ai3x_setup),
1714 GFP_KERNEL);
b1117f52 1715 if (!ai3x_setup)
c24fdc88 1716 return -ENOMEM;
c24fdc88
HG		 1717
1718 ret = of_get_named_gpio(np, "gpio-reset", 0);
1719 if (ret >= 0)
1720 aic3x->gpio_reset = ret;
1721 else
1722 aic3x->gpio_reset = -1;
1723
1724 if (of_property_read_u32_array(np, "ai3x-gpio-func",
1725 ai3x_setup->gpio_func, 2) >= 0) {
1726 aic3x->setup = ai3x_setup;
1727 }
1728
e2e8bfdf
HG		 1729 if (!of_property_read_u32(np, "ai3x-micbias-vg", &value)) {
1730 switch (value) {
1731 case 1 :
1732 aic3x->micbias_vg = AIC3X_MICBIAS_2_0V;
1733 break;
1734 case 2 :
1735 aic3x->micbias_vg = AIC3X_MICBIAS_2_5V;
1736 break;
1737 case 3 :
1738 aic3x->micbias_vg = AIC3X_MICBIAS_AVDDV;
1739 break;
1740 default :
1741 aic3x->micbias_vg = AIC3X_MICBIAS_OFF;
1742 dev_err(&i2c->dev, "Unsuitable MicBias voltage "
1743 "found in DT\n");
1744 }
1745 } else {
1746 aic3x->micbias_vg = AIC3X_MICBIAS_OFF;
1747 }
1748
c776357e
JN		 1749 } else {
1750 aic3x->gpio_reset = -1;
1751 }
cb3826f5 1752
177fdd89 1753 aic3x->model = id->driver_data;
6184f105 1754
6f818e04
MB		 1755 if (gpio_is_valid(aic3x->gpio_reset) &&
1756 !aic3x_is_shared_reset(aic3x)) {
1757 ret = gpio_request(aic3x->gpio_reset, "tlv320aic3x reset");
1758 if (ret != 0)
1759 goto err;
1760 gpio_direction_output(aic3x->gpio_reset, 0);
1761 }
1762
1763 for (i = 0; i < ARRAY_SIZE(aic3x->supplies); i++)
1764 aic3x->supplies[i].supply = aic3x_supply_names[i];
1765
1766 ret = devm_regulator_bulk_get(&i2c->dev, ARRAY_SIZE(aic3x->supplies),
1767 aic3x->supplies);
1768 if (ret != 0) {
1769 dev_err(&i2c->dev, "Failed to request supplies: %d\n", ret);
1770 goto err_gpio;
1771 }
1772
2a6fedec
MB		 1773 if (aic3x->model == AIC3X_MODEL_3007) {
1774 ret = regmap_register_patch(aic3x->regmap, aic3007_class_d,
1775 ARRAY_SIZE(aic3007_class_d));
1776 if (ret != 0)
1777 dev_err(&i2c->dev, "Failed to init class D: %d\n",
1778 ret);
1779 }
1780
f0fba2ad
LG		 1781 ret = snd_soc_register_codec(&i2c->dev,
1782 &soc_codec_dev_aic3x, &aic3x_dai, 1);
3b5b2431
SR		 1783
1784 if (ret != 0)
1785 goto err_gpio;
1786
1787 list_add(&aic3x->list, &reset_list);
1788
1789 return 0;
6f818e04
MB		 1790
1791err_gpio:
1792 if (gpio_is_valid(aic3x->gpio_reset) &&
1793 !aic3x_is_shared_reset(aic3x))
1794 gpio_free(aic3x->gpio_reset);
1795err:
1796 return ret;
44d0a879
VB		 1797}
1798
ba8ed121 1799static int aic3x_i2c_remove(struct i2c_client *client)
44d0a879 1800{
6f818e04
MB		 1801 struct aic3x_priv *aic3x = i2c_get_clientdata(client);
1802
f0fba2ad 1803 snd_soc_unregister_codec(&client->dev);
6f818e04
MB		 1804 if (gpio_is_valid(aic3x->gpio_reset) &&
1805 !aic3x_is_shared_reset(aic3x)) {
1806 gpio_set_value(aic3x->gpio_reset, 0);
1807 gpio_free(aic3x->gpio_reset);
1808 }
f0fba2ad 1809 return 0;
44d0a879
VB		 1810}
1811
c24fdc88
HG		 1812#if defined(CONFIG_OF)
1813static const struct of_device_id tlv320aic3x_of_match[] = {
1814 { .compatible = "ti,tlv320aic3x", },
f2c4fa65
MB		 1815 { .compatible = "ti,tlv320aic33" },
1816 { .compatible = "ti,tlv320aic3007" },
cbaa5689 1817 { .compatible = "ti,tlv320aic3106" },
9503112d 1818 { .compatible = "ti,tlv320aic3104" },
c24fdc88
HG		 1819 {},
1820};
1821MODULE_DEVICE_TABLE(of, tlv320aic3x_of_match);
1822#endif
1823
44d0a879
VB		 1824/* machine i2c codec control layer */
1825static struct i2c_driver aic3x_i2c_driver = {
1826 .driver = {
f0fba2ad 1827 .name = "tlv320aic3x-codec",
44d0a879 1828 .owner = THIS_MODULE,
c24fdc88 1829 .of_match_table = of_match_ptr(tlv320aic3x_of_match),
44d0a879 1830 },
cb3826f5 1831 .probe = aic3x_i2c_probe,
ba8ed121
JD		 1832 .remove = aic3x_i2c_remove,
1833 .id_table = aic3x_i2c_id,
44d0a879 1834};
44d0a879 1835
fd39d14b 1836module_i2c_driver(aic3x_i2c_driver);
64089b84 1837
44d0a879
VB		 1838MODULE_DESCRIPTION("ASoC TLV320AIC3X codec driver");
1839MODULE_AUTHOR("Vladimir Barinov");
1840MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.982564 seconds and 5 git commands to generate.