ASoC: twl6040: Update twl IO macro
[deliverable/linux.git] / sound / soc / codecs / twl6040.c
CommitLineData
8ecbabd9
MLC
1/*
2 * ALSA SoC TWL6040 codec driver
3 *
4 * Author: Misael Lopez Cruz <x0052729@ti.com>
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * version 2 as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 * General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
18 * 02110-1301 USA
19 *
20 */
21
22#include <linux/module.h>
23#include <linux/moduleparam.h>
24#include <linux/init.h>
25#include <linux/delay.h>
26#include <linux/pm.h>
27#include <linux/i2c.h>
28#include <linux/gpio.h>
29#include <linux/platform_device.h>
68b40cc4 30#include <linux/slab.h>
8ecbabd9
MLC
31#include <linux/i2c/twl.h>
32
33#include <sound/core.h>
34#include <sound/pcm.h>
35#include <sound/pcm_params.h>
36#include <sound/soc.h>
8ecbabd9
MLC
37#include <sound/initval.h>
38#include <sound/tlv.h>
39
40#include "twl6040.h"
41
42#define TWL6040_RATES (SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000)
43#define TWL6040_FORMATS (SNDRV_PCM_FMTBIT_S32_LE)
44
a2d2362e
JEC
45struct twl6040_jack_data {
46 struct snd_soc_jack *jack;
47 int report;
48};
49
8ecbabd9
MLC
50/* codec private data */
51struct twl6040_data {
8ecbabd9
MLC
52 int audpwron;
53 int naudint;
54 int codec_powered;
55 int pll;
56 int non_lp;
57 unsigned int sysclk;
58 struct snd_pcm_hw_constraint_list *sysclk_constraints;
59 struct completion ready;
a2d2362e
JEC
60 struct twl6040_jack_data hs_jack;
61 struct snd_soc_codec *codec;
62 struct workqueue_struct *workqueue;
63 struct delayed_work delayed_work;
64 struct mutex mutex;
8ecbabd9
MLC
65};
66
67/*
68 * twl6040 register cache & default register settings
69 */
70static const u8 twl6040_reg[TWL6040_CACHEREGNUM] = {
71 0x00, /* not used 0x00 */
72 0x4B, /* TWL6040_ASICID (ro) 0x01 */
73 0x00, /* TWL6040_ASICREV (ro) 0x02 */
74 0x00, /* TWL6040_INTID 0x03 */
75 0x00, /* TWL6040_INTMR 0x04 */
76 0x00, /* TWL6040_NCPCTRL 0x05 */
77 0x00, /* TWL6040_LDOCTL 0x06 */
78 0x60, /* TWL6040_HPPLLCTL 0x07 */
79 0x00, /* TWL6040_LPPLLCTL 0x08 */
80 0x4A, /* TWL6040_LPPLLDIV 0x09 */
81 0x00, /* TWL6040_AMICBCTL 0x0A */
82 0x00, /* TWL6040_DMICBCTL 0x0B */
83 0x18, /* TWL6040_MICLCTL 0x0C - No input selected on Left Mic */
84 0x18, /* TWL6040_MICRCTL 0x0D - No input selected on Right Mic */
85 0x00, /* TWL6040_MICGAIN 0x0E */
86 0x1B, /* TWL6040_LINEGAIN 0x0F */
87 0x00, /* TWL6040_HSLCTL 0x10 */
88 0x00, /* TWL6040_HSRCTL 0x11 */
89 0x00, /* TWL6040_HSGAIN 0x12 */
90 0x00, /* TWL6040_EARCTL 0x13 */
91 0x00, /* TWL6040_HFLCTL 0x14 */
92 0x00, /* TWL6040_HFLGAIN 0x15 */
93 0x00, /* TWL6040_HFRCTL 0x16 */
94 0x00, /* TWL6040_HFRGAIN 0x17 */
95 0x00, /* TWL6040_VIBCTLL 0x18 */
96 0x00, /* TWL6040_VIBDATL 0x19 */
97 0x00, /* TWL6040_VIBCTLR 0x1A */
98 0x00, /* TWL6040_VIBDATR 0x1B */
99 0x00, /* TWL6040_HKCTL1 0x1C */
100 0x00, /* TWL6040_HKCTL2 0x1D */
101 0x00, /* TWL6040_GPOCTL 0x1E */
102 0x00, /* TWL6040_ALB 0x1F */
103 0x00, /* TWL6040_DLB 0x20 */
104 0x00, /* not used 0x21 */
105 0x00, /* not used 0x22 */
106 0x00, /* not used 0x23 */
107 0x00, /* not used 0x24 */
108 0x00, /* not used 0x25 */
109 0x00, /* not used 0x26 */
110 0x00, /* not used 0x27 */
111 0x00, /* TWL6040_TRIM1 0x28 */
112 0x00, /* TWL6040_TRIM2 0x29 */
113 0x00, /* TWL6040_TRIM3 0x2A */
114 0x00, /* TWL6040_HSOTRIM 0x2B */
115 0x00, /* TWL6040_HFOTRIM 0x2C */
116 0x09, /* TWL6040_ACCCTL 0x2D */
117 0x00, /* TWL6040_STATUS (ro) 0x2E */
118};
119
120/*
121 * twl6040 vio/gnd registers:
122 * registers under vio/gnd supply can be accessed
123 * before the power-up sequence, after NRESPWRON goes high
124 */
125static const int twl6040_vio_reg[TWL6040_VIOREGNUM] = {
126 TWL6040_REG_ASICID,
127 TWL6040_REG_ASICREV,
128 TWL6040_REG_INTID,
129 TWL6040_REG_INTMR,
130 TWL6040_REG_NCPCTL,
131 TWL6040_REG_LDOCTL,
132 TWL6040_REG_AMICBCTL,
133 TWL6040_REG_DMICBCTL,
134 TWL6040_REG_HKCTL1,
135 TWL6040_REG_HKCTL2,
136 TWL6040_REG_GPOCTL,
137 TWL6040_REG_TRIM1,
138 TWL6040_REG_TRIM2,
139 TWL6040_REG_TRIM3,
140 TWL6040_REG_HSOTRIM,
141 TWL6040_REG_HFOTRIM,
142 TWL6040_REG_ACCCTL,
143 TWL6040_REG_STATUS,
144};
145
146/*
147 * twl6040 vdd/vss registers:
148 * registers under vdd/vss supplies can only be accessed
149 * after the power-up sequence
150 */
151static const int twl6040_vdd_reg[TWL6040_VDDREGNUM] = {
152 TWL6040_REG_HPPLLCTL,
153 TWL6040_REG_LPPLLCTL,
154 TWL6040_REG_LPPLLDIV,
155 TWL6040_REG_MICLCTL,
156 TWL6040_REG_MICRCTL,
157 TWL6040_REG_MICGAIN,
158 TWL6040_REG_LINEGAIN,
159 TWL6040_REG_HSLCTL,
160 TWL6040_REG_HSRCTL,
161 TWL6040_REG_HSGAIN,
162 TWL6040_REG_EARCTL,
163 TWL6040_REG_HFLCTL,
164 TWL6040_REG_HFLGAIN,
165 TWL6040_REG_HFRCTL,
166 TWL6040_REG_HFRGAIN,
167 TWL6040_REG_VIBCTLL,
168 TWL6040_REG_VIBDATL,
169 TWL6040_REG_VIBCTLR,
170 TWL6040_REG_VIBDATR,
171 TWL6040_REG_ALB,
172 TWL6040_REG_DLB,
173};
174
175/*
176 * read twl6040 register cache
177 */
178static inline unsigned int twl6040_read_reg_cache(struct snd_soc_codec *codec,
179 unsigned int reg)
180{
181 u8 *cache = codec->reg_cache;
182
183 if (reg >= TWL6040_CACHEREGNUM)
184 return -EIO;
185
186 return cache[reg];
187}
188
189/*
190 * write twl6040 register cache
191 */
192static inline void twl6040_write_reg_cache(struct snd_soc_codec *codec,
193 u8 reg, u8 value)
194{
195 u8 *cache = codec->reg_cache;
196
197 if (reg >= TWL6040_CACHEREGNUM)
198 return;
199 cache[reg] = value;
200}
201
202/*
203 * read from twl6040 hardware register
204 */
205static int twl6040_read_reg_volatile(struct snd_soc_codec *codec,
206 unsigned int reg)
207{
208 u8 value;
209
210 if (reg >= TWL6040_CACHEREGNUM)
211 return -EIO;
212
0dec1ec7 213 twl_i2c_read_u8(TWL_MODULE_AUDIO_VOICE, &value, reg);
8ecbabd9
MLC
214 twl6040_write_reg_cache(codec, reg, value);
215
216 return value;
217}
218
219/*
220 * write to the twl6040 register space
221 */
222static int twl6040_write(struct snd_soc_codec *codec,
223 unsigned int reg, unsigned int value)
224{
225 if (reg >= TWL6040_CACHEREGNUM)
226 return -EIO;
227
228 twl6040_write_reg_cache(codec, reg, value);
0dec1ec7 229 return twl_i2c_write_u8(TWL_MODULE_AUDIO_VOICE, value, reg);
8ecbabd9
MLC
230}
231
232static void twl6040_init_vio_regs(struct snd_soc_codec *codec)
233{
234 u8 *cache = codec->reg_cache;
235 int reg, i;
236
237 /* allow registers to be accessed by i2c */
238 twl6040_write(codec, TWL6040_REG_ACCCTL, cache[TWL6040_REG_ACCCTL]);
239
240 for (i = 0; i < TWL6040_VIOREGNUM; i++) {
241 reg = twl6040_vio_reg[i];
242 /* skip read-only registers (ASICID, ASICREV, STATUS) */
243 switch (reg) {
244 case TWL6040_REG_ASICID:
245 case TWL6040_REG_ASICREV:
246 case TWL6040_REG_STATUS:
247 continue;
248 default:
249 break;
250 }
251 twl6040_write(codec, reg, cache[reg]);
252 }
253}
254
255static void twl6040_init_vdd_regs(struct snd_soc_codec *codec)
256{
257 u8 *cache = codec->reg_cache;
258 int reg, i;
259
260 for (i = 0; i < TWL6040_VDDREGNUM; i++) {
261 reg = twl6040_vdd_reg[i];
262 twl6040_write(codec, reg, cache[reg]);
263 }
264}
265
266/* twl6040 codec manual power-up sequence */
267static void twl6040_power_up(struct snd_soc_codec *codec)
268{
269 u8 ncpctl, ldoctl, lppllctl, accctl;
270
271 ncpctl = twl6040_read_reg_cache(codec, TWL6040_REG_NCPCTL);
272 ldoctl = twl6040_read_reg_cache(codec, TWL6040_REG_LDOCTL);
273 lppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_LPPLLCTL);
274 accctl = twl6040_read_reg_cache(codec, TWL6040_REG_ACCCTL);
275
276 /* enable reference system */
277 ldoctl |= TWL6040_REFENA;
278 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
279 msleep(10);
280 /* enable internal oscillator */
281 ldoctl |= TWL6040_OSCENA;
282 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
283 udelay(10);
284 /* enable high-side ldo */
285 ldoctl |= TWL6040_HSLDOENA;
286 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
287 udelay(244);
288 /* enable negative charge pump */
289 ncpctl |= TWL6040_NCPENA | TWL6040_NCPOPEN;
290 twl6040_write(codec, TWL6040_REG_NCPCTL, ncpctl);
291 udelay(488);
292 /* enable low-side ldo */
293 ldoctl |= TWL6040_LSLDOENA;
294 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
295 udelay(244);
296 /* enable low-power pll */
297 lppllctl |= TWL6040_LPLLENA;
298 twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
299 /* reset state machine */
300 accctl |= TWL6040_RESETSPLIT;
301 twl6040_write(codec, TWL6040_REG_ACCCTL, accctl);
302 mdelay(5);
303 accctl &= ~TWL6040_RESETSPLIT;
304 twl6040_write(codec, TWL6040_REG_ACCCTL, accctl);
305 /* disable internal oscillator */
306 ldoctl &= ~TWL6040_OSCENA;
307 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
308}
309
310/* twl6040 codec manual power-down sequence */
311static void twl6040_power_down(struct snd_soc_codec *codec)
312{
313 u8 ncpctl, ldoctl, lppllctl, accctl;
314
315 ncpctl = twl6040_read_reg_cache(codec, TWL6040_REG_NCPCTL);
316 ldoctl = twl6040_read_reg_cache(codec, TWL6040_REG_LDOCTL);
317 lppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_LPPLLCTL);
318 accctl = twl6040_read_reg_cache(codec, TWL6040_REG_ACCCTL);
319
320 /* enable internal oscillator */
321 ldoctl |= TWL6040_OSCENA;
322 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
323 udelay(10);
324 /* disable low-power pll */
325 lppllctl &= ~TWL6040_LPLLENA;
326 twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
327 /* disable low-side ldo */
328 ldoctl &= ~TWL6040_LSLDOENA;
329 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
330 udelay(244);
331 /* disable negative charge pump */
332 ncpctl &= ~(TWL6040_NCPENA | TWL6040_NCPOPEN);
333 twl6040_write(codec, TWL6040_REG_NCPCTL, ncpctl);
334 udelay(488);
335 /* disable high-side ldo */
336 ldoctl &= ~TWL6040_HSLDOENA;
337 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
338 udelay(244);
339 /* disable internal oscillator */
340 ldoctl &= ~TWL6040_OSCENA;
341 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
342 /* disable reference system */
343 ldoctl &= ~TWL6040_REFENA;
344 twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
345 msleep(10);
346}
347
348/* set headset dac and driver power mode */
349static int headset_power_mode(struct snd_soc_codec *codec, int high_perf)
350{
351 int hslctl, hsrctl;
352 int mask = TWL6040_HSDRVMODEL | TWL6040_HSDACMODEL;
353
354 hslctl = twl6040_read_reg_cache(codec, TWL6040_REG_HSLCTL);
355 hsrctl = twl6040_read_reg_cache(codec, TWL6040_REG_HSRCTL);
356
357 if (high_perf) {
358 hslctl &= ~mask;
359 hsrctl &= ~mask;
360 } else {
361 hslctl |= mask;
362 hsrctl |= mask;
363 }
364
365 twl6040_write(codec, TWL6040_REG_HSLCTL, hslctl);
366 twl6040_write(codec, TWL6040_REG_HSRCTL, hsrctl);
367
368 return 0;
369}
370
0fad4ed7
JEC
371static int twl6040_hs_dac_event(struct snd_soc_dapm_widget *w,
372 struct snd_kcontrol *kcontrol, int event)
373{
374 msleep(1);
375 return 0;
376}
377
8ecbabd9
MLC
378static int twl6040_power_mode_event(struct snd_soc_dapm_widget *w,
379 struct snd_kcontrol *kcontrol, int event)
380{
381 struct snd_soc_codec *codec = w->codec;
d4a8ca24 382 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
383
384 if (SND_SOC_DAPM_EVENT_ON(event))
385 priv->non_lp++;
386 else
387 priv->non_lp--;
388
0fad4ed7
JEC
389 msleep(1);
390
8ecbabd9
MLC
391 return 0;
392}
393
a2d2362e
JEC
394void twl6040_hs_jack_report(struct snd_soc_codec *codec,
395 struct snd_soc_jack *jack, int report)
396{
397 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
398 int status;
399
400 mutex_lock(&priv->mutex);
401
402 /* Sync status */
403 status = twl6040_read_reg_volatile(codec, TWL6040_REG_STATUS);
404 if (status & TWL6040_PLUGCOMP)
405 snd_soc_jack_report(jack, report, report);
406 else
407 snd_soc_jack_report(jack, 0, report);
408
409 mutex_unlock(&priv->mutex);
410}
411
412void twl6040_hs_jack_detect(struct snd_soc_codec *codec,
413 struct snd_soc_jack *jack, int report)
414{
415 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
416 struct twl6040_jack_data *hs_jack = &priv->hs_jack;
417
418 hs_jack->jack = jack;
419 hs_jack->report = report;
420
421 twl6040_hs_jack_report(codec, hs_jack->jack, hs_jack->report);
422}
423EXPORT_SYMBOL_GPL(twl6040_hs_jack_detect);
424
425static void twl6040_accessory_work(struct work_struct *work)
426{
427 struct twl6040_data *priv = container_of(work,
428 struct twl6040_data, delayed_work.work);
429 struct snd_soc_codec *codec = priv->codec;
430 struct twl6040_jack_data *hs_jack = &priv->hs_jack;
431
432 twl6040_hs_jack_report(codec, hs_jack->jack, hs_jack->report);
433}
434
8ecbabd9
MLC
435/* audio interrupt handler */
436static irqreturn_t twl6040_naudint_handler(int irq, void *data)
437{
438 struct snd_soc_codec *codec = data;
d4a8ca24 439 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
440 u8 intid;
441
0dec1ec7 442 twl_i2c_read_u8(TWL_MODULE_AUDIO_VOICE, &intid, TWL6040_REG_INTID);
8ecbabd9
MLC
443
444 switch (intid) {
445 case TWL6040_THINT:
446 dev_alert(codec->dev, "die temp over-limit detection\n");
447 break;
448 case TWL6040_PLUGINT:
449 case TWL6040_UNPLUGINT:
a2d2362e
JEC
450 queue_delayed_work(priv->workqueue, &priv->delayed_work,
451 msecs_to_jiffies(200));
452 break;
8ecbabd9
MLC
453 case TWL6040_HOOKINT:
454 break;
455 case TWL6040_HFINT:
456 dev_alert(codec->dev, "hf drivers over current detection\n");
457 break;
458 case TWL6040_VIBINT:
459 dev_alert(codec->dev, "vib drivers over current detection\n");
460 break;
461 case TWL6040_READYINT:
462 complete(&priv->ready);
463 break;
464 default:
465 dev_err(codec->dev, "unknown audio interrupt %d\n", intid);
466 break;
467 }
468
469 return IRQ_HANDLED;
470}
471
472/*
473 * MICATT volume control:
474 * from -6 to 0 dB in 6 dB steps
475 */
476static DECLARE_TLV_DB_SCALE(mic_preamp_tlv, -600, 600, 0);
477
478/*
479 * MICGAIN volume control:
480 * from 6 to 30 dB in 6 dB steps
481 */
482static DECLARE_TLV_DB_SCALE(mic_amp_tlv, 600, 600, 0);
483
484/*
485 * HSGAIN volume control:
486 * from -30 to 0 dB in 2 dB steps
487 */
488static DECLARE_TLV_DB_SCALE(hs_tlv, -3000, 200, 0);
489
490/*
491 * HFGAIN volume control:
492 * from -52 to 6 dB in 2 dB steps
493 */
494static DECLARE_TLV_DB_SCALE(hf_tlv, -5200, 200, 0);
495
871a05a7
JEC
496/*
497 * EPGAIN volume control:
498 * from -24 to 6 dB in 2 dB steps
499 */
500static DECLARE_TLV_DB_SCALE(ep_tlv, -2400, 200, 0);
501
8ecbabd9
MLC
502/* Left analog microphone selection */
503static const char *twl6040_amicl_texts[] =
504 {"Headset Mic", "Main Mic", "Aux/FM Left", "Off"};
505
506/* Right analog microphone selection */
507static const char *twl6040_amicr_texts[] =
508 {"Headset Mic", "Sub Mic", "Aux/FM Right", "Off"};
509
510static const struct soc_enum twl6040_enum[] = {
511 SOC_ENUM_SINGLE(TWL6040_REG_MICLCTL, 3, 3, twl6040_amicl_texts),
512 SOC_ENUM_SINGLE(TWL6040_REG_MICRCTL, 3, 3, twl6040_amicr_texts),
513};
514
515static const struct snd_kcontrol_new amicl_control =
516 SOC_DAPM_ENUM("Route", twl6040_enum[0]);
517
518static const struct snd_kcontrol_new amicr_control =
519 SOC_DAPM_ENUM("Route", twl6040_enum[1]);
520
521/* Headset DAC playback switches */
522static const struct snd_kcontrol_new hsdacl_switch_controls =
523 SOC_DAPM_SINGLE("Switch", TWL6040_REG_HSLCTL, 5, 1, 0);
524
525static const struct snd_kcontrol_new hsdacr_switch_controls =
526 SOC_DAPM_SINGLE("Switch", TWL6040_REG_HSRCTL, 5, 1, 0);
527
528/* Handsfree DAC playback switches */
529static const struct snd_kcontrol_new hfdacl_switch_controls =
530 SOC_DAPM_SINGLE("Switch", TWL6040_REG_HFLCTL, 2, 1, 0);
531
532static const struct snd_kcontrol_new hfdacr_switch_controls =
533 SOC_DAPM_SINGLE("Switch", TWL6040_REG_HFRCTL, 2, 1, 0);
534
871a05a7
JEC
535static const struct snd_kcontrol_new ep_driver_switch_controls =
536 SOC_DAPM_SINGLE("Switch", TWL6040_REG_EARCTL, 0, 1, 0);
537
8ecbabd9
MLC
538static const struct snd_kcontrol_new twl6040_snd_controls[] = {
539 /* Capture gains */
540 SOC_DOUBLE_TLV("Capture Preamplifier Volume",
541 TWL6040_REG_MICGAIN, 6, 7, 1, 1, mic_preamp_tlv),
542 SOC_DOUBLE_TLV("Capture Volume",
543 TWL6040_REG_MICGAIN, 0, 3, 4, 0, mic_amp_tlv),
544
545 /* Playback gains */
546 SOC_DOUBLE_TLV("Headset Playback Volume",
547 TWL6040_REG_HSGAIN, 0, 4, 0xF, 1, hs_tlv),
548 SOC_DOUBLE_R_TLV("Handsfree Playback Volume",
549 TWL6040_REG_HFLGAIN, TWL6040_REG_HFRGAIN, 0, 0x1D, 1, hf_tlv),
871a05a7
JEC
550 SOC_SINGLE_TLV("Earphone Playback Volume",
551 TWL6040_REG_EARCTL, 1, 0xF, 1, ep_tlv),
8ecbabd9
MLC
552};
553
554static const struct snd_soc_dapm_widget twl6040_dapm_widgets[] = {
555 /* Inputs */
556 SND_SOC_DAPM_INPUT("MAINMIC"),
557 SND_SOC_DAPM_INPUT("HSMIC"),
558 SND_SOC_DAPM_INPUT("SUBMIC"),
559 SND_SOC_DAPM_INPUT("AFML"),
560 SND_SOC_DAPM_INPUT("AFMR"),
561
562 /* Outputs */
563 SND_SOC_DAPM_OUTPUT("HSOL"),
564 SND_SOC_DAPM_OUTPUT("HSOR"),
565 SND_SOC_DAPM_OUTPUT("HFL"),
566 SND_SOC_DAPM_OUTPUT("HFR"),
871a05a7 567 SND_SOC_DAPM_OUTPUT("EP"),
8ecbabd9
MLC
568
569 /* Analog input muxes for the capture amplifiers */
570 SND_SOC_DAPM_MUX("Analog Left Capture Route",
571 SND_SOC_NOPM, 0, 0, &amicl_control),
572 SND_SOC_DAPM_MUX("Analog Right Capture Route",
573 SND_SOC_NOPM, 0, 0, &amicr_control),
574
575 /* Analog capture PGAs */
576 SND_SOC_DAPM_PGA("MicAmpL",
577 TWL6040_REG_MICLCTL, 0, 0, NULL, 0),
578 SND_SOC_DAPM_PGA("MicAmpR",
579 TWL6040_REG_MICRCTL, 0, 0, NULL, 0),
580
581 /* ADCs */
582 SND_SOC_DAPM_ADC("ADC Left", "Left Front Capture",
583 TWL6040_REG_MICLCTL, 2, 0),
584 SND_SOC_DAPM_ADC("ADC Right", "Right Front Capture",
585 TWL6040_REG_MICRCTL, 2, 0),
586
587 /* Microphone bias */
588 SND_SOC_DAPM_MICBIAS("Headset Mic Bias",
589 TWL6040_REG_AMICBCTL, 0, 0),
590 SND_SOC_DAPM_MICBIAS("Main Mic Bias",
591 TWL6040_REG_AMICBCTL, 4, 0),
592 SND_SOC_DAPM_MICBIAS("Digital Mic1 Bias",
593 TWL6040_REG_DMICBCTL, 0, 0),
594 SND_SOC_DAPM_MICBIAS("Digital Mic2 Bias",
595 TWL6040_REG_DMICBCTL, 4, 0),
596
597 /* DACs */
0fad4ed7
JEC
598 SND_SOC_DAPM_DAC_E("HSDAC Left", "Headset Playback",
599 TWL6040_REG_HSLCTL, 0, 0,
600 twl6040_hs_dac_event,
601 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
602 SND_SOC_DAPM_DAC_E("HSDAC Right", "Headset Playback",
603 TWL6040_REG_HSRCTL, 0, 0,
604 twl6040_hs_dac_event,
605 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
8ecbabd9
MLC
606 SND_SOC_DAPM_DAC_E("HFDAC Left", "Handsfree Playback",
607 TWL6040_REG_HFLCTL, 0, 0,
608 twl6040_power_mode_event,
609 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
610 SND_SOC_DAPM_DAC_E("HFDAC Right", "Handsfree Playback",
611 TWL6040_REG_HFRCTL, 0, 0,
612 twl6040_power_mode_event,
613 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
614
615 /* Analog playback switches */
616 SND_SOC_DAPM_SWITCH("HSDAC Left Playback",
617 SND_SOC_NOPM, 0, 0, &hsdacl_switch_controls),
618 SND_SOC_DAPM_SWITCH("HSDAC Right Playback",
619 SND_SOC_NOPM, 0, 0, &hsdacr_switch_controls),
620 SND_SOC_DAPM_SWITCH("HFDAC Left Playback",
621 SND_SOC_NOPM, 0, 0, &hfdacl_switch_controls),
622 SND_SOC_DAPM_SWITCH("HFDAC Right Playback",
623 SND_SOC_NOPM, 0, 0, &hfdacr_switch_controls),
624
0fad4ed7
JEC
625 /* Analog playback drivers */
626 SND_SOC_DAPM_PGA_E("Handsfree Left Driver",
627 TWL6040_REG_HFLCTL, 4, 0, NULL, 0,
8ecbabd9
MLC
628 twl6040_power_mode_event,
629 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
0fad4ed7
JEC
630 SND_SOC_DAPM_PGA_E("Handsfree Right Driver",
631 TWL6040_REG_HFRCTL, 4, 0, NULL, 0,
8ecbabd9
MLC
632 twl6040_power_mode_event,
633 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
0fad4ed7
JEC
634 SND_SOC_DAPM_PGA("Headset Left Driver",
635 TWL6040_REG_HSLCTL, 2, 0, NULL, 0),
636 SND_SOC_DAPM_PGA("Headset Right Driver",
637 TWL6040_REG_HSRCTL, 2, 0, NULL, 0),
871a05a7
JEC
638 SND_SOC_DAPM_SWITCH_E("Earphone Driver",
639 SND_SOC_NOPM, 0, 0, &ep_driver_switch_controls,
640 twl6040_power_mode_event,
641 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
8ecbabd9
MLC
642
643 /* Analog playback PGAs */
644 SND_SOC_DAPM_PGA("HFDAC Left PGA",
645 TWL6040_REG_HFLCTL, 1, 0, NULL, 0),
646 SND_SOC_DAPM_PGA("HFDAC Right PGA",
647 TWL6040_REG_HFRCTL, 1, 0, NULL, 0),
648
649};
650
651static const struct snd_soc_dapm_route intercon[] = {
652 /* Capture path */
653 {"Analog Left Capture Route", "Headset Mic", "HSMIC"},
654 {"Analog Left Capture Route", "Main Mic", "MAINMIC"},
655 {"Analog Left Capture Route", "Aux/FM Left", "AFML"},
656
657 {"Analog Right Capture Route", "Headset Mic", "HSMIC"},
658 {"Analog Right Capture Route", "Sub Mic", "SUBMIC"},
659 {"Analog Right Capture Route", "Aux/FM Right", "AFMR"},
660
661 {"MicAmpL", NULL, "Analog Left Capture Route"},
662 {"MicAmpR", NULL, "Analog Right Capture Route"},
663
664 {"ADC Left", NULL, "MicAmpL"},
665 {"ADC Right", NULL, "MicAmpR"},
666
667 /* Headset playback path */
668 {"HSDAC Left Playback", "Switch", "HSDAC Left"},
669 {"HSDAC Right Playback", "Switch", "HSDAC Right"},
670
0fad4ed7
JEC
671 {"Headset Left Driver", NULL, "HSDAC Left Playback"},
672 {"Headset Right Driver", NULL, "HSDAC Right Playback"},
8ecbabd9
MLC
673
674 {"HSOL", NULL, "Headset Left Driver"},
675 {"HSOR", NULL, "Headset Right Driver"},
676
871a05a7
JEC
677 /* Earphone playback path */
678 {"Earphone Driver", "Switch", "HSDAC Left"},
679 {"EP", NULL, "Earphone Driver"},
680
8ecbabd9
MLC
681 /* Handsfree playback path */
682 {"HFDAC Left Playback", "Switch", "HFDAC Left"},
683 {"HFDAC Right Playback", "Switch", "HFDAC Right"},
684
685 {"HFDAC Left PGA", NULL, "HFDAC Left Playback"},
686 {"HFDAC Right PGA", NULL, "HFDAC Right Playback"},
687
688 {"Handsfree Left Driver", "Switch", "HFDAC Left PGA"},
689 {"Handsfree Right Driver", "Switch", "HFDAC Right PGA"},
690
691 {"HFL", NULL, "Handsfree Left Driver"},
692 {"HFR", NULL, "Handsfree Right Driver"},
693};
694
695static int twl6040_add_widgets(struct snd_soc_codec *codec)
696{
ce6120cc 697 struct snd_soc_dapm_context *dapm = &codec->dapm;
8ecbabd9 698
ce6120cc
LG
699 snd_soc_dapm_new_controls(dapm, twl6040_dapm_widgets,
700 ARRAY_SIZE(twl6040_dapm_widgets));
701 snd_soc_dapm_add_routes(dapm, intercon, ARRAY_SIZE(intercon));
702 snd_soc_dapm_new_widgets(dapm);
8ecbabd9
MLC
703
704 return 0;
705}
706
707static int twl6040_power_up_completion(struct snd_soc_codec *codec,
708 int naudint)
709{
d4a8ca24 710 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
711 int time_left;
712 u8 intid;
713
714 time_left = wait_for_completion_timeout(&priv->ready,
715 msecs_to_jiffies(48));
716
717 if (!time_left) {
0dec1ec7 718 twl_i2c_read_u8(TWL_MODULE_AUDIO_VOICE, &intid,
8ecbabd9
MLC
719 TWL6040_REG_INTID);
720 if (!(intid & TWL6040_READYINT)) {
721 dev_err(codec->dev, "timeout waiting for READYINT\n");
722 return -ETIMEDOUT;
723 }
724 }
725
726 priv->codec_powered = 1;
727
728 return 0;
729}
730
731static int twl6040_set_bias_level(struct snd_soc_codec *codec,
732 enum snd_soc_bias_level level)
733{
d4a8ca24 734 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
735 int audpwron = priv->audpwron;
736 int naudint = priv->naudint;
737 int ret;
738
739 switch (level) {
740 case SND_SOC_BIAS_ON:
741 break;
742 case SND_SOC_BIAS_PREPARE:
743 break;
744 case SND_SOC_BIAS_STANDBY:
745 if (priv->codec_powered)
746 break;
747
748 if (gpio_is_valid(audpwron)) {
749 /* use AUDPWRON line */
750 gpio_set_value(audpwron, 1);
751
752 /* wait for power-up completion */
753 ret = twl6040_power_up_completion(codec, naudint);
754 if (ret)
755 return ret;
756
757 /* sync registers updated during power-up sequence */
758 twl6040_read_reg_volatile(codec, TWL6040_REG_NCPCTL);
759 twl6040_read_reg_volatile(codec, TWL6040_REG_LDOCTL);
760 twl6040_read_reg_volatile(codec, TWL6040_REG_LPPLLCTL);
761 } else {
762 /* use manual power-up sequence */
763 twl6040_power_up(codec);
764 priv->codec_powered = 1;
765 }
766
767 /* initialize vdd/vss registers with reg_cache */
768 twl6040_init_vdd_regs(codec);
769 break;
770 case SND_SOC_BIAS_OFF:
771 if (!priv->codec_powered)
772 break;
773
774 if (gpio_is_valid(audpwron)) {
775 /* use AUDPWRON line */
776 gpio_set_value(audpwron, 0);
777
778 /* power-down sequence latency */
779 udelay(500);
780
781 /* sync registers updated during power-down sequence */
782 twl6040_read_reg_volatile(codec, TWL6040_REG_NCPCTL);
783 twl6040_read_reg_volatile(codec, TWL6040_REG_LDOCTL);
784 twl6040_write_reg_cache(codec, TWL6040_REG_LPPLLCTL,
785 0x00);
786 } else {
787 /* use manual power-down sequence */
788 twl6040_power_down(codec);
789 }
790
791 priv->codec_powered = 0;
792 break;
793 }
794
ce6120cc 795 codec->dapm.bias_level = level;
8ecbabd9
MLC
796
797 return 0;
798}
799
800/* set of rates for each pll: low-power and high-performance */
801
802static unsigned int lp_rates[] = {
803 88200,
804 96000,
805};
806
807static struct snd_pcm_hw_constraint_list lp_constraints = {
808 .count = ARRAY_SIZE(lp_rates),
809 .list = lp_rates,
810};
811
812static unsigned int hp_rates[] = {
813 96000,
814};
815
816static struct snd_pcm_hw_constraint_list hp_constraints = {
817 .count = ARRAY_SIZE(hp_rates),
818 .list = hp_rates,
819};
820
821static int twl6040_startup(struct snd_pcm_substream *substream,
822 struct snd_soc_dai *dai)
823{
824 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 825 struct snd_soc_codec *codec = rtd->codec;
d4a8ca24 826 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
827
828 if (!priv->sysclk) {
829 dev_err(codec->dev,
830 "no mclk configured, call set_sysclk() on init\n");
831 return -EINVAL;
832 }
833
834 /*
835 * capture is not supported at 17.64 MHz,
836 * it's reserved for headset low-power playback scenario
837 */
838 if ((priv->sysclk == 17640000) && substream->stream) {
839 dev_err(codec->dev,
840 "capture mode is not supported at %dHz\n",
841 priv->sysclk);
842 return -EINVAL;
843 }
844
845 snd_pcm_hw_constraint_list(substream->runtime, 0,
846 SNDRV_PCM_HW_PARAM_RATE,
847 priv->sysclk_constraints);
848
849 return 0;
850}
851
852static int twl6040_hw_params(struct snd_pcm_substream *substream,
853 struct snd_pcm_hw_params *params,
854 struct snd_soc_dai *dai)
855{
856 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 857 struct snd_soc_codec *codec = rtd->codec;
d4a8ca24 858 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
859 u8 lppllctl;
860 int rate;
861
862 /* nothing to do for high-perf pll, it supports only 48 kHz */
863 if (priv->pll == TWL6040_HPPLL_ID)
864 return 0;
865
866 lppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_LPPLLCTL);
867
868 rate = params_rate(params);
869 switch (rate) {
870 case 88200:
871 lppllctl |= TWL6040_LPLLFIN;
872 priv->sysclk = 17640000;
873 break;
874 case 96000:
875 lppllctl &= ~TWL6040_LPLLFIN;
876 priv->sysclk = 19200000;
877 break;
878 default:
879 dev_err(codec->dev, "unsupported rate %d\n", rate);
880 return -EINVAL;
881 }
882
883 twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
884
885 return 0;
886}
887
888static int twl6040_trigger(struct snd_pcm_substream *substream,
889 int cmd, struct snd_soc_dai *dai)
890{
891 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 892 struct snd_soc_codec *codec = rtd->codec;
d4a8ca24 893 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
894
895 switch (cmd) {
896 case SNDRV_PCM_TRIGGER_START:
897 case SNDRV_PCM_TRIGGER_RESUME:
898 /*
899 * low-power playback mode is restricted
900 * for headset path only
901 */
902 if ((priv->sysclk == 17640000) && priv->non_lp) {
903 dev_err(codec->dev,
904 "some enabled paths aren't supported at %dHz\n",
905 priv->sysclk);
906 return -EPERM;
907 }
908 break;
909 default:
910 break;
911 }
912
913 return 0;
914}
915
916static int twl6040_set_dai_sysclk(struct snd_soc_dai *codec_dai,
917 int clk_id, unsigned int freq, int dir)
918{
919 struct snd_soc_codec *codec = codec_dai->codec;
d4a8ca24 920 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
921 u8 hppllctl, lppllctl;
922
923 hppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_HPPLLCTL);
924 lppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_LPPLLCTL);
925
926 switch (clk_id) {
927 case TWL6040_SYSCLK_SEL_LPPLL:
928 switch (freq) {
929 case 32768:
930 /* headset dac and driver must be in low-power mode */
931 headset_power_mode(codec, 0);
932
933 /* clk32k input requires low-power pll */
934 lppllctl |= TWL6040_LPLLENA;
935 twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
936 mdelay(5);
937 lppllctl &= ~TWL6040_HPLLSEL;
938 twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
939 hppllctl &= ~TWL6040_HPLLENA;
940 twl6040_write(codec, TWL6040_REG_HPPLLCTL, hppllctl);
941 break;
942 default:
943 dev_err(codec->dev, "unknown mclk freq %d\n", freq);
944 return -EINVAL;
945 }
946
947 /* lppll divider */
948 switch (priv->sysclk) {
949 case 17640000:
950 lppllctl |= TWL6040_LPLLFIN;
951 break;
952 case 19200000:
953 lppllctl &= ~TWL6040_LPLLFIN;
954 break;
955 default:
956 /* sysclk not yet configured */
957 lppllctl &= ~TWL6040_LPLLFIN;
958 priv->sysclk = 19200000;
959 break;
960 }
961
962 twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
963
964 priv->pll = TWL6040_LPPLL_ID;
965 priv->sysclk_constraints = &lp_constraints;
966 break;
967 case TWL6040_SYSCLK_SEL_HPPLL:
968 hppllctl &= ~TWL6040_MCLK_MSK;
969
970 switch (freq) {
971 case 12000000:
972 /* mclk input, pll enabled */
973 hppllctl |= TWL6040_MCLK_12000KHZ |
974 TWL6040_HPLLSQRBP |
975 TWL6040_HPLLENA;
976 break;
977 case 19200000:
978 /* mclk input, pll disabled */
979 hppllctl |= TWL6040_MCLK_19200KHZ |
44ebaa5d 980 TWL6040_HPLLSQRENA |
8ecbabd9
MLC
981 TWL6040_HPLLBP;
982 break;
983 case 26000000:
984 /* mclk input, pll enabled */
985 hppllctl |= TWL6040_MCLK_26000KHZ |
986 TWL6040_HPLLSQRBP |
987 TWL6040_HPLLENA;
988 break;
989 case 38400000:
990 /* clk slicer, pll disabled */
991 hppllctl |= TWL6040_MCLK_38400KHZ |
992 TWL6040_HPLLSQRENA |
993 TWL6040_HPLLBP;
994 break;
995 default:
996 dev_err(codec->dev, "unknown mclk freq %d\n", freq);
997 return -EINVAL;
998 }
999
1000 /* headset dac and driver must be in high-performance mode */
1001 headset_power_mode(codec, 1);
1002
1003 twl6040_write(codec, TWL6040_REG_HPPLLCTL, hppllctl);
1004 udelay(500);
1005 lppllctl |= TWL6040_HPLLSEL;
1006 twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
1007 lppllctl &= ~TWL6040_LPLLENA;
1008 twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
1009
1010 /* high-performance pll can provide only 19.2 MHz */
1011 priv->pll = TWL6040_HPPLL_ID;
1012 priv->sysclk = 19200000;
1013 priv->sysclk_constraints = &hp_constraints;
1014 break;
1015 default:
1016 dev_err(codec->dev, "unknown clk_id %d\n", clk_id);
1017 return -EINVAL;
1018 }
1019
1020 return 0;
1021}
1022
1023static struct snd_soc_dai_ops twl6040_dai_ops = {
1024 .startup = twl6040_startup,
1025 .hw_params = twl6040_hw_params,
1026 .trigger = twl6040_trigger,
1027 .set_sysclk = twl6040_set_dai_sysclk,
1028};
1029
f0fba2ad
LG
1030static struct snd_soc_dai_driver twl6040_dai = {
1031 .name = "twl6040-hifi",
8ecbabd9
MLC
1032 .playback = {
1033 .stream_name = "Playback",
1034 .channels_min = 1,
1035 .channels_max = 4,
1036 .rates = TWL6040_RATES,
1037 .formats = TWL6040_FORMATS,
1038 },
1039 .capture = {
1040 .stream_name = "Capture",
1041 .channels_min = 1,
1042 .channels_max = 2,
1043 .rates = TWL6040_RATES,
1044 .formats = TWL6040_FORMATS,
1045 },
1046 .ops = &twl6040_dai_ops,
1047};
8ecbabd9
MLC
1048
1049#ifdef CONFIG_PM
f0fba2ad 1050static int twl6040_suspend(struct snd_soc_codec *codec, pm_message_t state)
8ecbabd9 1051{
8ecbabd9
MLC
1052 twl6040_set_bias_level(codec, SND_SOC_BIAS_OFF);
1053
1054 return 0;
1055}
1056
f0fba2ad 1057static int twl6040_resume(struct snd_soc_codec *codec)
8ecbabd9 1058{
8ecbabd9 1059 twl6040_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
8ecbabd9
MLC
1060
1061 return 0;
1062}
1063#else
1064#define twl6040_suspend NULL
1065#define twl6040_resume NULL
1066#endif
1067
f0fba2ad 1068static int twl6040_probe(struct snd_soc_codec *codec)
8ecbabd9 1069{
f0fba2ad 1070 struct twl4030_codec_data *twl_codec = codec->dev->platform_data;
8ecbabd9
MLC
1071 struct twl6040_data *priv;
1072 int audpwron, naudint;
1073 int ret = 0;
1074
1075 priv = kzalloc(sizeof(struct twl6040_data), GFP_KERNEL);
1076 if (priv == NULL)
1077 return -ENOMEM;
f0fba2ad 1078 snd_soc_codec_set_drvdata(codec, priv);
8ecbabd9 1079
a2d2362e
JEC
1080 priv->codec = codec;
1081
8ecbabd9
MLC
1082 if (twl_codec) {
1083 audpwron = twl_codec->audpwron_gpio;
1084 naudint = twl_codec->naudint_irq;
1085 } else {
1086 audpwron = -EINVAL;
1087 naudint = 0;
1088 }
1089
1090 priv->audpwron = audpwron;
1091 priv->naudint = naudint;
a2d2362e
JEC
1092 priv->workqueue = create_singlethread_workqueue("twl6040-codec");
1093
1094 if (!priv->workqueue)
1095 goto work_err;
1096
1097 INIT_DELAYED_WORK(&priv->delayed_work, twl6040_accessory_work);
1098
1099 mutex_init(&priv->mutex);
8ecbabd9 1100
8ecbabd9
MLC
1101 init_completion(&priv->ready);
1102
1103 if (gpio_is_valid(audpwron)) {
1104 ret = gpio_request(audpwron, "audpwron");
1105 if (ret)
1106 goto gpio1_err;
1107
1108 ret = gpio_direction_output(audpwron, 0);
1109 if (ret)
1110 goto gpio2_err;
1111
1112 priv->codec_powered = 0;
1113 }
1114
1115 if (naudint) {
1116 /* audio interrupt */
1117 ret = request_threaded_irq(naudint, NULL,
1118 twl6040_naudint_handler,
1119 IRQF_TRIGGER_LOW | IRQF_ONESHOT,
1120 "twl6040_codec", codec);
1121 if (ret)
1122 goto gpio2_err;
1123 } else {
1124 if (gpio_is_valid(audpwron)) {
1125 /* enable only codec ready interrupt */
1126 twl6040_write_reg_cache(codec, TWL6040_REG_INTMR,
1127 ~TWL6040_READYMSK & TWL6040_ALLINT_MSK);
1128 } else {
1129 /* no interrupts at all */
1130 twl6040_write_reg_cache(codec, TWL6040_REG_INTMR,
1131 TWL6040_ALLINT_MSK);
1132 }
1133 }
1134
1135 /* init vio registers */
1136 twl6040_init_vio_regs(codec);
1137
1138 /* power on device */
1139 ret = twl6040_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
1140 if (ret)
1141 goto irq_err;
1142
f0fba2ad
LG
1143 snd_soc_add_controls(codec, twl6040_snd_controls,
1144 ARRAY_SIZE(twl6040_snd_controls));
1145 twl6040_add_widgets(codec);
8ecbabd9
MLC
1146
1147 return 0;
1148
8ecbabd9
MLC
1149irq_err:
1150 if (naudint)
1151 free_irq(naudint, codec);
1152gpio2_err:
1153 if (gpio_is_valid(audpwron))
1154 gpio_free(audpwron);
1155gpio1_err:
a2d2362e
JEC
1156 destroy_workqueue(priv->workqueue);
1157work_err:
8ecbabd9
MLC
1158 kfree(priv);
1159 return ret;
1160}
1161
f0fba2ad 1162static int twl6040_remove(struct snd_soc_codec *codec)
8ecbabd9 1163{
f0fba2ad 1164 struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
8ecbabd9
MLC
1165 int audpwron = priv->audpwron;
1166 int naudint = priv->naudint;
1167
f0fba2ad
LG
1168 twl6040_set_bias_level(codec, SND_SOC_BIAS_OFF);
1169
8ecbabd9
MLC
1170 if (gpio_is_valid(audpwron))
1171 gpio_free(audpwron);
1172
1173 if (naudint)
f0fba2ad 1174 free_irq(naudint, codec);
8ecbabd9 1175
a2d2362e 1176 destroy_workqueue(priv->workqueue);
f0fba2ad 1177 kfree(priv);
8ecbabd9 1178
f0fba2ad
LG
1179 return 0;
1180}
8ecbabd9 1181
f0fba2ad
LG
1182static struct snd_soc_codec_driver soc_codec_dev_twl6040 = {
1183 .probe = twl6040_probe,
1184 .remove = twl6040_remove,
1185 .suspend = twl6040_suspend,
1186 .resume = twl6040_resume,
1187 .read = twl6040_read_reg_cache,
1188 .write = twl6040_write,
1189 .set_bias_level = twl6040_set_bias_level,
1190 .reg_cache_size = ARRAY_SIZE(twl6040_reg),
1191 .reg_word_size = sizeof(u8),
1192 .reg_cache_default = twl6040_reg,
1193};
1194
1195static int __devinit twl6040_codec_probe(struct platform_device *pdev)
1196{
1197 return snd_soc_register_codec(&pdev->dev,
1198 &soc_codec_dev_twl6040, &twl6040_dai, 1);
1199}
1200
1201static int __devexit twl6040_codec_remove(struct platform_device *pdev)
1202{
1203 snd_soc_unregister_codec(&pdev->dev);
8ecbabd9
MLC
1204 return 0;
1205}
1206
1207static struct platform_driver twl6040_codec_driver = {
1208 .driver = {
f0fba2ad 1209 .name = "twl6040-codec",
8ecbabd9
MLC
1210 .owner = THIS_MODULE,
1211 },
1212 .probe = twl6040_codec_probe,
1213 .remove = __devexit_p(twl6040_codec_remove),
1214};
1215
1216static int __init twl6040_codec_init(void)
1217{
1218 return platform_driver_register(&twl6040_codec_driver);
1219}
1220module_init(twl6040_codec_init);
1221
1222static void __exit twl6040_codec_exit(void)
1223{
1224 platform_driver_unregister(&twl6040_codec_driver);
1225}
1226module_exit(twl6040_codec_exit);
1227
1228MODULE_DESCRIPTION("ASoC TWL6040 codec driver");
1229MODULE_AUTHOR("Misael Lopez Cruz");
1230MODULE_LICENSE("GPL");
This page took 0.093882 seconds and 5 git commands to generate.