Commit | Line | Data |
---|---|---|
b7482f52 PZ |
1 | /* |
2 | * uda1380.c - Philips UDA1380 ALSA SoC audio driver | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | * | |
1abd9184 | 8 | * Copyright (c) 2007-2009 Philipp Zabel <philipp.zabel@gmail.com> |
b7482f52 PZ |
9 | * |
10 | * Modified by Richard Purdie <richard@openedhand.com> to fit into SoC | |
11 | * codec model. | |
12 | * | |
13 | * Copyright (c) 2005 Giorgio Padrin <giorgio@mandarinlogiq.org> | |
14 | * Copyright 2005 Openedhand Ltd. | |
15 | */ | |
16 | ||
17 | #include <linux/module.h> | |
18 | #include <linux/init.h> | |
19 | #include <linux/types.h> | |
b7482f52 PZ |
20 | #include <linux/slab.h> |
21 | #include <linux/errno.h> | |
1abd9184 | 22 | #include <linux/gpio.h> |
b7482f52 PZ |
23 | #include <linux/delay.h> |
24 | #include <linux/i2c.h> | |
ef9e5e5c | 25 | #include <linux/workqueue.h> |
b7482f52 PZ |
26 | #include <sound/core.h> |
27 | #include <sound/control.h> | |
28 | #include <sound/initval.h> | |
b7482f52 | 29 | #include <sound/soc.h> |
b7482f52 | 30 | #include <sound/tlv.h> |
1abd9184 | 31 | #include <sound/uda1380.h> |
b7482f52 PZ |
32 | |
33 | #include "uda1380.h" | |
34 | ||
1abd9184 PZ |
35 | /* codec private data */ |
36 | struct uda1380_priv { | |
f0fba2ad | 37 | struct snd_soc_codec *codec; |
1abd9184 PZ |
38 | unsigned int dac_clk; |
39 | struct work_struct work; | |
8614d310 | 40 | void *control_data; |
1abd9184 PZ |
41 | }; |
42 | ||
b7482f52 PZ |
43 | /* |
44 | * uda1380 register cache | |
45 | */ | |
46 | static const u16 uda1380_reg[UDA1380_CACHEREGNUM] = { | |
47 | 0x0502, 0x0000, 0x0000, 0x3f3f, | |
48 | 0x0202, 0x0000, 0x0000, 0x0000, | |
49 | 0x0000, 0x0000, 0x0000, 0x0000, | |
50 | 0x0000, 0x0000, 0x0000, 0x0000, | |
51 | 0x0000, 0xff00, 0x0000, 0x4800, | |
52 | 0x0000, 0x0000, 0x0000, 0x0000, | |
53 | 0x0000, 0x0000, 0x0000, 0x0000, | |
54 | 0x0000, 0x0000, 0x0000, 0x0000, | |
55 | 0x0000, 0x8000, 0x0002, 0x0000, | |
56 | }; | |
57 | ||
ef9e5e5c PZ |
58 | static unsigned long uda1380_cache_dirty; |
59 | ||
b7482f52 PZ |
60 | /* |
61 | * read uda1380 register cache | |
62 | */ | |
63 | static inline unsigned int uda1380_read_reg_cache(struct snd_soc_codec *codec, | |
64 | unsigned int reg) | |
65 | { | |
66 | u16 *cache = codec->reg_cache; | |
67 | if (reg == UDA1380_RESET) | |
68 | return 0; | |
69 | if (reg >= UDA1380_CACHEREGNUM) | |
70 | return -1; | |
71 | return cache[reg]; | |
72 | } | |
73 | ||
74 | /* | |
75 | * write uda1380 register cache | |
76 | */ | |
77 | static inline void uda1380_write_reg_cache(struct snd_soc_codec *codec, | |
78 | u16 reg, unsigned int value) | |
79 | { | |
80 | u16 *cache = codec->reg_cache; | |
ef9e5e5c | 81 | |
b7482f52 PZ |
82 | if (reg >= UDA1380_CACHEREGNUM) |
83 | return; | |
ef9e5e5c PZ |
84 | if ((reg >= 0x10) && (cache[reg] != value)) |
85 | set_bit(reg - 0x10, &uda1380_cache_dirty); | |
b7482f52 PZ |
86 | cache[reg] = value; |
87 | } | |
88 | ||
89 | /* | |
90 | * write to the UDA1380 register space | |
91 | */ | |
92 | static int uda1380_write(struct snd_soc_codec *codec, unsigned int reg, | |
93 | unsigned int value) | |
94 | { | |
95 | u8 data[3]; | |
96 | ||
97 | /* data is | |
98 | * data[0] is register offset | |
99 | * data[1] is MS byte | |
100 | * data[2] is LS byte | |
101 | */ | |
102 | data[0] = reg; | |
103 | data[1] = (value & 0xff00) >> 8; | |
104 | data[2] = value & 0x00ff; | |
105 | ||
106 | uda1380_write_reg_cache(codec, reg, value); | |
107 | ||
108 | /* the interpolator & decimator regs must only be written when the | |
109 | * codec DAI is active. | |
110 | */ | |
5c898e74 | 111 | if (!snd_soc_codec_is_active(codec) && (reg >= UDA1380_MVOL)) |
b7482f52 PZ |
112 | return 0; |
113 | pr_debug("uda1380: hw write %x val %x\n", reg, value); | |
114 | if (codec->hw_write(codec->control_data, data, 3) == 3) { | |
115 | unsigned int val; | |
116 | i2c_master_send(codec->control_data, data, 1); | |
117 | i2c_master_recv(codec->control_data, data, 2); | |
118 | val = (data[0]<<8) | data[1]; | |
119 | if (val != value) { | |
120 | pr_debug("uda1380: READ BACK VAL %x\n", | |
121 | (data[0]<<8) | data[1]); | |
122 | return -EIO; | |
123 | } | |
ef9e5e5c PZ |
124 | if (reg >= 0x10) |
125 | clear_bit(reg - 0x10, &uda1380_cache_dirty); | |
b7482f52 PZ |
126 | return 0; |
127 | } else | |
128 | return -EIO; | |
129 | } | |
130 | ||
8614d310 VK |
131 | static void uda1380_sync_cache(struct snd_soc_codec *codec) |
132 | { | |
133 | int reg; | |
134 | u8 data[3]; | |
135 | u16 *cache = codec->reg_cache; | |
136 | ||
137 | /* Sync reg_cache with the hardware */ | |
138 | for (reg = 0; reg < UDA1380_MVOL; reg++) { | |
139 | data[0] = reg; | |
140 | data[1] = (cache[reg] & 0xff00) >> 8; | |
141 | data[2] = cache[reg] & 0x00ff; | |
142 | if (codec->hw_write(codec->control_data, data, 3) != 3) | |
143 | dev_err(codec->dev, "%s: write to reg 0x%x failed\n", | |
144 | __func__, reg); | |
145 | } | |
146 | } | |
147 | ||
148 | static int uda1380_reset(struct snd_soc_codec *codec) | |
149 | { | |
150 | struct uda1380_platform_data *pdata = codec->dev->platform_data; | |
151 | ||
152 | if (gpio_is_valid(pdata->gpio_reset)) { | |
153 | gpio_set_value(pdata->gpio_reset, 1); | |
154 | mdelay(1); | |
155 | gpio_set_value(pdata->gpio_reset, 0); | |
156 | } else { | |
157 | u8 data[3]; | |
158 | ||
159 | data[0] = UDA1380_RESET; | |
160 | data[1] = 0; | |
161 | data[2] = 0; | |
162 | ||
163 | if (codec->hw_write(codec->control_data, data, 3) != 3) { | |
164 | dev_err(codec->dev, "%s: failed\n", __func__); | |
165 | return -EIO; | |
166 | } | |
167 | } | |
168 | ||
169 | return 0; | |
170 | } | |
b7482f52 | 171 | |
ef9e5e5c PZ |
172 | static void uda1380_flush_work(struct work_struct *work) |
173 | { | |
f0fba2ad LG |
174 | struct uda1380_priv *uda1380 = container_of(work, struct uda1380_priv, work); |
175 | struct snd_soc_codec *uda1380_codec = uda1380->codec; | |
ef9e5e5c PZ |
176 | int bit, reg; |
177 | ||
984b3f57 | 178 | for_each_set_bit(bit, &uda1380_cache_dirty, UDA1380_CACHEREGNUM - 0x10) { |
ef9e5e5c PZ |
179 | reg = 0x10 + bit; |
180 | pr_debug("uda1380: flush reg %x val %x:\n", reg, | |
181 | uda1380_read_reg_cache(uda1380_codec, reg)); | |
182 | uda1380_write(uda1380_codec, reg, | |
183 | uda1380_read_reg_cache(uda1380_codec, reg)); | |
184 | clear_bit(bit, &uda1380_cache_dirty); | |
185 | } | |
f0fba2ad | 186 | |
ef9e5e5c PZ |
187 | } |
188 | ||
b7482f52 PZ |
189 | /* declarations of ALSA reg_elem_REAL controls */ |
190 | static const char *uda1380_deemp[] = { | |
191 | "None", | |
192 | "32kHz", | |
193 | "44.1kHz", | |
194 | "48kHz", | |
195 | "96kHz", | |
196 | }; | |
197 | static const char *uda1380_input_sel[] = { | |
198 | "Line", | |
199 | "Mic + Line R", | |
200 | "Line L", | |
201 | "Mic", | |
202 | }; | |
203 | static const char *uda1380_output_sel[] = { | |
204 | "DAC", | |
205 | "Analog Mixer", | |
206 | }; | |
207 | static const char *uda1380_spf_mode[] = { | |
208 | "Flat", | |
209 | "Minimum1", | |
210 | "Minimum2", | |
211 | "Maximum" | |
212 | }; | |
213 | static const char *uda1380_capture_sel[] = { | |
214 | "ADC", | |
215 | "Digital Mixer" | |
216 | }; | |
217 | static const char *uda1380_sel_ns[] = { | |
218 | "3rd-order", | |
219 | "5th-order" | |
220 | }; | |
221 | static const char *uda1380_mix_control[] = { | |
222 | "off", | |
223 | "PCM only", | |
224 | "before sound processing", | |
225 | "after sound processing" | |
226 | }; | |
227 | static const char *uda1380_sdet_setting[] = { | |
228 | "3200", | |
229 | "4800", | |
230 | "9600", | |
231 | "19200" | |
232 | }; | |
233 | static const char *uda1380_os_setting[] = { | |
234 | "single-speed", | |
235 | "double-speed (no mixing)", | |
236 | "quad-speed (no mixing)" | |
237 | }; | |
238 | ||
239 | static const struct soc_enum uda1380_deemp_enum[] = { | |
1dbb348d TI |
240 | SOC_ENUM_SINGLE(UDA1380_DEEMP, 8, ARRAY_SIZE(uda1380_deemp), |
241 | uda1380_deemp), | |
242 | SOC_ENUM_SINGLE(UDA1380_DEEMP, 0, ARRAY_SIZE(uda1380_deemp), | |
243 | uda1380_deemp), | |
b7482f52 | 244 | }; |
1dbb348d TI |
245 | static SOC_ENUM_SINGLE_DECL(uda1380_input_sel_enum, |
246 | UDA1380_ADC, 2, uda1380_input_sel); /* SEL_MIC, SEL_LNA */ | |
247 | static SOC_ENUM_SINGLE_DECL(uda1380_output_sel_enum, | |
248 | UDA1380_PM, 7, uda1380_output_sel); /* R02_EN_AVC */ | |
249 | static SOC_ENUM_SINGLE_DECL(uda1380_spf_enum, | |
250 | UDA1380_MODE, 14, uda1380_spf_mode); /* M */ | |
251 | static SOC_ENUM_SINGLE_DECL(uda1380_capture_sel_enum, | |
252 | UDA1380_IFACE, 6, uda1380_capture_sel); /* SEL_SOURCE */ | |
253 | static SOC_ENUM_SINGLE_DECL(uda1380_sel_ns_enum, | |
254 | UDA1380_MIXER, 14, uda1380_sel_ns); /* SEL_NS */ | |
255 | static SOC_ENUM_SINGLE_DECL(uda1380_mix_enum, | |
256 | UDA1380_MIXER, 12, uda1380_mix_control); /* MIX, MIX_POS */ | |
257 | static SOC_ENUM_SINGLE_DECL(uda1380_sdet_enum, | |
258 | UDA1380_MIXER, 4, uda1380_sdet_setting); /* SD_VALUE */ | |
259 | static SOC_ENUM_SINGLE_DECL(uda1380_os_enum, | |
260 | UDA1380_MIXER, 0, uda1380_os_setting); /* OS */ | |
b7482f52 PZ |
261 | |
262 | /* | |
263 | * from -48 dB in 1.5 dB steps (mute instead of -49.5 dB) | |
264 | */ | |
265 | static DECLARE_TLV_DB_SCALE(amix_tlv, -4950, 150, 1); | |
266 | ||
267 | /* | |
268 | * from -78 dB in 1 dB steps (3 dB steps, really. LSB are ignored), | |
269 | * from -66 dB in 0.5 dB steps (2 dB steps, really) and | |
270 | * from -52 dB in 0.25 dB steps | |
271 | */ | |
272 | static const unsigned int mvol_tlv[] = { | |
273 | TLV_DB_RANGE_HEAD(3), | |
274 | 0, 15, TLV_DB_SCALE_ITEM(-8200, 100, 1), | |
275 | 16, 43, TLV_DB_SCALE_ITEM(-6600, 50, 0), | |
276 | 44, 252, TLV_DB_SCALE_ITEM(-5200, 25, 0), | |
277 | }; | |
278 | ||
279 | /* | |
280 | * from -72 dB in 1.5 dB steps (6 dB steps really), | |
281 | * from -66 dB in 0.75 dB steps (3 dB steps really), | |
282 | * from -60 dB in 0.5 dB steps (2 dB steps really) and | |
283 | * from -46 dB in 0.25 dB steps | |
284 | */ | |
285 | static const unsigned int vc_tlv[] = { | |
286 | TLV_DB_RANGE_HEAD(4), | |
287 | 0, 7, TLV_DB_SCALE_ITEM(-7800, 150, 1), | |
288 | 8, 15, TLV_DB_SCALE_ITEM(-6600, 75, 0), | |
289 | 16, 43, TLV_DB_SCALE_ITEM(-6000, 50, 0), | |
290 | 44, 228, TLV_DB_SCALE_ITEM(-4600, 25, 0), | |
291 | }; | |
292 | ||
293 | /* from 0 to 6 dB in 2 dB steps if SPF mode != flat */ | |
294 | static DECLARE_TLV_DB_SCALE(tr_tlv, 0, 200, 0); | |
295 | ||
296 | /* from 0 to 24 dB in 2 dB steps, if SPF mode == maximum, otherwise cuts | |
297 | * off at 18 dB max) */ | |
298 | static DECLARE_TLV_DB_SCALE(bb_tlv, 0, 200, 0); | |
299 | ||
300 | /* from -63 to 24 dB in 0.5 dB steps (-128...48) */ | |
301 | static DECLARE_TLV_DB_SCALE(dec_tlv, -6400, 50, 1); | |
302 | ||
303 | /* from 0 to 24 dB in 3 dB steps */ | |
304 | static DECLARE_TLV_DB_SCALE(pga_tlv, 0, 300, 0); | |
305 | ||
306 | /* from 0 to 30 dB in 2 dB steps */ | |
307 | static DECLARE_TLV_DB_SCALE(vga_tlv, 0, 200, 0); | |
308 | ||
309 | static const struct snd_kcontrol_new uda1380_snd_controls[] = { | |
310 | SOC_DOUBLE_TLV("Analog Mixer Volume", UDA1380_AMIX, 0, 8, 44, 1, amix_tlv), /* AVCR, AVCL */ | |
311 | SOC_DOUBLE_TLV("Master Playback Volume", UDA1380_MVOL, 0, 8, 252, 1, mvol_tlv), /* MVCL, MVCR */ | |
312 | SOC_SINGLE_TLV("ADC Playback Volume", UDA1380_MIXVOL, 8, 228, 1, vc_tlv), /* VC2 */ | |
313 | SOC_SINGLE_TLV("PCM Playback Volume", UDA1380_MIXVOL, 0, 228, 1, vc_tlv), /* VC1 */ | |
314 | SOC_ENUM("Sound Processing Filter", uda1380_spf_enum), /* M */ | |
315 | SOC_DOUBLE_TLV("Tone Control - Treble", UDA1380_MODE, 4, 12, 3, 0, tr_tlv), /* TRL, TRR */ | |
316 | SOC_DOUBLE_TLV("Tone Control - Bass", UDA1380_MODE, 0, 8, 15, 0, bb_tlv), /* BBL, BBR */ | |
317 | /**/ SOC_SINGLE("Master Playback Switch", UDA1380_DEEMP, 14, 1, 1), /* MTM */ | |
318 | SOC_SINGLE("ADC Playback Switch", UDA1380_DEEMP, 11, 1, 1), /* MT2 from decimation filter */ | |
319 | SOC_ENUM("ADC Playback De-emphasis", uda1380_deemp_enum[0]), /* DE2 */ | |
320 | SOC_SINGLE("PCM Playback Switch", UDA1380_DEEMP, 3, 1, 1), /* MT1, from digital data input */ | |
321 | SOC_ENUM("PCM Playback De-emphasis", uda1380_deemp_enum[1]), /* DE1 */ | |
322 | SOC_SINGLE("DAC Polarity inverting Switch", UDA1380_MIXER, 15, 1, 0), /* DA_POL_INV */ | |
323 | SOC_ENUM("Noise Shaper", uda1380_sel_ns_enum), /* SEL_NS */ | |
324 | SOC_ENUM("Digital Mixer Signal Control", uda1380_mix_enum), /* MIX_POS, MIX */ | |
b7482f52 PZ |
325 | SOC_SINGLE("Silence Detector Switch", UDA1380_MIXER, 6, 1, 0), /* SDET_ON */ |
326 | SOC_ENUM("Silence Detector Setting", uda1380_sdet_enum), /* SD_VALUE */ | |
327 | SOC_ENUM("Oversampling Input", uda1380_os_enum), /* OS */ | |
328 | SOC_DOUBLE_S8_TLV("ADC Capture Volume", UDA1380_DEC, -128, 48, dec_tlv), /* ML_DEC, MR_DEC */ | |
329 | /**/ SOC_SINGLE("ADC Capture Switch", UDA1380_PGA, 15, 1, 1), /* MT_ADC */ | |
330 | SOC_DOUBLE_TLV("Line Capture Volume", UDA1380_PGA, 0, 8, 8, 0, pga_tlv), /* PGA_GAINCTRLL, PGA_GAINCTRLR */ | |
331 | SOC_SINGLE("ADC Polarity inverting Switch", UDA1380_ADC, 12, 1, 0), /* ADCPOL_INV */ | |
332 | SOC_SINGLE_TLV("Mic Capture Volume", UDA1380_ADC, 8, 15, 0, vga_tlv), /* VGA_CTRL */ | |
333 | SOC_SINGLE("DC Filter Bypass Switch", UDA1380_ADC, 1, 1, 0), /* SKIP_DCFIL (before decimator) */ | |
334 | SOC_SINGLE("DC Filter Enable Switch", UDA1380_ADC, 0, 1, 0), /* EN_DCFIL (at output of decimator) */ | |
335 | SOC_SINGLE("AGC Timing", UDA1380_AGC, 8, 7, 0), /* TODO: enum, see table 62 */ | |
336 | SOC_SINGLE("AGC Target level", UDA1380_AGC, 2, 3, 1), /* AGC_LEVEL */ | |
337 | /* -5.5, -8, -11.5, -14 dBFS */ | |
338 | SOC_SINGLE("AGC Switch", UDA1380_AGC, 0, 1, 0), | |
339 | }; | |
340 | ||
b7482f52 PZ |
341 | /* Input mux */ |
342 | static const struct snd_kcontrol_new uda1380_input_mux_control = | |
343 | SOC_DAPM_ENUM("Route", uda1380_input_sel_enum); | |
344 | ||
345 | /* Output mux */ | |
346 | static const struct snd_kcontrol_new uda1380_output_mux_control = | |
347 | SOC_DAPM_ENUM("Route", uda1380_output_sel_enum); | |
348 | ||
349 | /* Capture mux */ | |
350 | static const struct snd_kcontrol_new uda1380_capture_mux_control = | |
351 | SOC_DAPM_ENUM("Route", uda1380_capture_sel_enum); | |
352 | ||
353 | ||
354 | static const struct snd_soc_dapm_widget uda1380_dapm_widgets[] = { | |
355 | SND_SOC_DAPM_MUX("Input Mux", SND_SOC_NOPM, 0, 0, | |
356 | &uda1380_input_mux_control), | |
357 | SND_SOC_DAPM_MUX("Output Mux", SND_SOC_NOPM, 0, 0, | |
358 | &uda1380_output_mux_control), | |
359 | SND_SOC_DAPM_MUX("Capture Mux", SND_SOC_NOPM, 0, 0, | |
360 | &uda1380_capture_mux_control), | |
361 | SND_SOC_DAPM_PGA("Left PGA", UDA1380_PM, 3, 0, NULL, 0), | |
362 | SND_SOC_DAPM_PGA("Right PGA", UDA1380_PM, 1, 0, NULL, 0), | |
363 | SND_SOC_DAPM_PGA("Mic LNA", UDA1380_PM, 4, 0, NULL, 0), | |
364 | SND_SOC_DAPM_ADC("Left ADC", "Left Capture", UDA1380_PM, 2, 0), | |
365 | SND_SOC_DAPM_ADC("Right ADC", "Right Capture", UDA1380_PM, 0, 0), | |
366 | SND_SOC_DAPM_INPUT("VINM"), | |
367 | SND_SOC_DAPM_INPUT("VINL"), | |
368 | SND_SOC_DAPM_INPUT("VINR"), | |
369 | SND_SOC_DAPM_MIXER("Analog Mixer", UDA1380_PM, 6, 0, NULL, 0), | |
370 | SND_SOC_DAPM_OUTPUT("VOUTLHP"), | |
371 | SND_SOC_DAPM_OUTPUT("VOUTRHP"), | |
372 | SND_SOC_DAPM_OUTPUT("VOUTL"), | |
373 | SND_SOC_DAPM_OUTPUT("VOUTR"), | |
374 | SND_SOC_DAPM_DAC("DAC", "Playback", UDA1380_PM, 10, 0), | |
375 | SND_SOC_DAPM_PGA("HeadPhone Driver", UDA1380_PM, 13, 0, NULL, 0), | |
376 | }; | |
377 | ||
58fa8e45 | 378 | static const struct snd_soc_dapm_route uda1380_dapm_routes[] = { |
b7482f52 PZ |
379 | |
380 | /* output mux */ | |
381 | {"HeadPhone Driver", NULL, "Output Mux"}, | |
382 | {"VOUTR", NULL, "Output Mux"}, | |
383 | {"VOUTL", NULL, "Output Mux"}, | |
384 | ||
385 | {"Analog Mixer", NULL, "VINR"}, | |
386 | {"Analog Mixer", NULL, "VINL"}, | |
387 | {"Analog Mixer", NULL, "DAC"}, | |
388 | ||
389 | {"Output Mux", "DAC", "DAC"}, | |
390 | {"Output Mux", "Analog Mixer", "Analog Mixer"}, | |
391 | ||
392 | /* {"DAC", "Digital Mixer", "I2S" } */ | |
393 | ||
394 | /* headphone driver */ | |
395 | {"VOUTLHP", NULL, "HeadPhone Driver"}, | |
396 | {"VOUTRHP", NULL, "HeadPhone Driver"}, | |
397 | ||
398 | /* input mux */ | |
399 | {"Left ADC", NULL, "Input Mux"}, | |
400 | {"Input Mux", "Mic", "Mic LNA"}, | |
401 | {"Input Mux", "Mic + Line R", "Mic LNA"}, | |
402 | {"Input Mux", "Line L", "Left PGA"}, | |
403 | {"Input Mux", "Line", "Left PGA"}, | |
404 | ||
405 | /* right input */ | |
406 | {"Right ADC", "Mic + Line R", "Right PGA"}, | |
407 | {"Right ADC", "Line", "Right PGA"}, | |
408 | ||
409 | /* inputs */ | |
410 | {"Mic LNA", NULL, "VINM"}, | |
411 | {"Left PGA", NULL, "VINL"}, | |
412 | {"Right PGA", NULL, "VINR"}, | |
413 | }; | |
414 | ||
5b247442 | 415 | static int uda1380_set_dai_fmt_both(struct snd_soc_dai *codec_dai, |
b7482f52 PZ |
416 | unsigned int fmt) |
417 | { | |
418 | struct snd_soc_codec *codec = codec_dai->codec; | |
419 | int iface; | |
420 | ||
421 | /* set up DAI based upon fmt */ | |
422 | iface = uda1380_read_reg_cache(codec, UDA1380_IFACE); | |
423 | iface &= ~(R01_SFORI_MASK | R01_SIM | R01_SFORO_MASK); | |
424 | ||
b7482f52 PZ |
425 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { |
426 | case SND_SOC_DAIFMT_I2S: | |
427 | iface |= R01_SFORI_I2S | R01_SFORO_I2S; | |
428 | break; | |
429 | case SND_SOC_DAIFMT_LSB: | |
5b247442 | 430 | iface |= R01_SFORI_LSB16 | R01_SFORO_LSB16; |
b7482f52 PZ |
431 | break; |
432 | case SND_SOC_DAIFMT_MSB: | |
5b247442 PZ |
433 | iface |= R01_SFORI_MSB | R01_SFORO_MSB; |
434 | } | |
435 | ||
5f2a9384 PZ |
436 | /* DATAI is slave only, so in single-link mode, this has to be slave */ |
437 | if ((fmt & SND_SOC_DAIFMT_MASTER_MASK) != SND_SOC_DAIFMT_CBS_CFS) | |
438 | return -EINVAL; | |
5b247442 | 439 | |
810e4425 | 440 | uda1380_write_reg_cache(codec, UDA1380_IFACE, iface); |
5b247442 PZ |
441 | |
442 | return 0; | |
443 | } | |
444 | ||
445 | static int uda1380_set_dai_fmt_playback(struct snd_soc_dai *codec_dai, | |
446 | unsigned int fmt) | |
447 | { | |
448 | struct snd_soc_codec *codec = codec_dai->codec; | |
449 | int iface; | |
450 | ||
451 | /* set up DAI based upon fmt */ | |
452 | iface = uda1380_read_reg_cache(codec, UDA1380_IFACE); | |
453 | iface &= ~R01_SFORI_MASK; | |
454 | ||
455 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { | |
456 | case SND_SOC_DAIFMT_I2S: | |
457 | iface |= R01_SFORI_I2S; | |
458 | break; | |
459 | case SND_SOC_DAIFMT_LSB: | |
460 | iface |= R01_SFORI_LSB16; | |
461 | break; | |
462 | case SND_SOC_DAIFMT_MSB: | |
463 | iface |= R01_SFORI_MSB; | |
464 | } | |
465 | ||
5f2a9384 PZ |
466 | /* DATAI is slave only, so this has to be slave */ |
467 | if ((fmt & SND_SOC_DAIFMT_MASTER_MASK) != SND_SOC_DAIFMT_CBS_CFS) | |
468 | return -EINVAL; | |
469 | ||
5b247442 PZ |
470 | uda1380_write(codec, UDA1380_IFACE, iface); |
471 | ||
472 | return 0; | |
473 | } | |
474 | ||
475 | static int uda1380_set_dai_fmt_capture(struct snd_soc_dai *codec_dai, | |
476 | unsigned int fmt) | |
477 | { | |
478 | struct snd_soc_codec *codec = codec_dai->codec; | |
479 | int iface; | |
480 | ||
481 | /* set up DAI based upon fmt */ | |
482 | iface = uda1380_read_reg_cache(codec, UDA1380_IFACE); | |
483 | iface &= ~(R01_SIM | R01_SFORO_MASK); | |
484 | ||
485 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { | |
486 | case SND_SOC_DAIFMT_I2S: | |
487 | iface |= R01_SFORO_I2S; | |
488 | break; | |
489 | case SND_SOC_DAIFMT_LSB: | |
490 | iface |= R01_SFORO_LSB16; | |
491 | break; | |
492 | case SND_SOC_DAIFMT_MSB: | |
493 | iface |= R01_SFORO_MSB; | |
b7482f52 PZ |
494 | } |
495 | ||
496 | if ((fmt & SND_SOC_DAIFMT_MASTER_MASK) == SND_SOC_DAIFMT_CBM_CFM) | |
497 | iface |= R01_SIM; | |
498 | ||
499 | uda1380_write(codec, UDA1380_IFACE, iface); | |
500 | ||
501 | return 0; | |
502 | } | |
503 | ||
ef9e5e5c PZ |
504 | static int uda1380_trigger(struct snd_pcm_substream *substream, int cmd, |
505 | struct snd_soc_dai *dai) | |
b7482f52 | 506 | { |
e6968a17 | 507 | struct snd_soc_codec *codec = dai->codec; |
b2c812e2 | 508 | struct uda1380_priv *uda1380 = snd_soc_codec_get_drvdata(codec); |
ef9e5e5c PZ |
509 | int mixer = uda1380_read_reg_cache(codec, UDA1380_MIXER); |
510 | ||
511 | switch (cmd) { | |
512 | case SNDRV_PCM_TRIGGER_START: | |
513 | case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: | |
514 | uda1380_write_reg_cache(codec, UDA1380_MIXER, | |
515 | mixer & ~R14_SILENCE); | |
1abd9184 | 516 | schedule_work(&uda1380->work); |
ef9e5e5c PZ |
517 | break; |
518 | case SNDRV_PCM_TRIGGER_STOP: | |
519 | case SNDRV_PCM_TRIGGER_PAUSE_PUSH: | |
520 | uda1380_write_reg_cache(codec, UDA1380_MIXER, | |
521 | mixer | R14_SILENCE); | |
1abd9184 | 522 | schedule_work(&uda1380->work); |
ef9e5e5c | 523 | break; |
b7482f52 | 524 | } |
b7482f52 PZ |
525 | return 0; |
526 | } | |
527 | ||
528 | static int uda1380_pcm_hw_params(struct snd_pcm_substream *substream, | |
dee89c4d MB |
529 | struct snd_pcm_hw_params *params, |
530 | struct snd_soc_dai *dai) | |
b7482f52 | 531 | { |
e6968a17 | 532 | struct snd_soc_codec *codec = dai->codec; |
b7482f52 PZ |
533 | u16 clk = uda1380_read_reg_cache(codec, UDA1380_CLK); |
534 | ||
535 | /* set WSPLL power and divider if running from this clock */ | |
536 | if (clk & R00_DAC_CLK) { | |
537 | int rate = params_rate(params); | |
538 | u16 pm = uda1380_read_reg_cache(codec, UDA1380_PM); | |
539 | clk &= ~0x3; /* clear SEL_LOOP_DIV */ | |
540 | switch (rate) { | |
541 | case 6250 ... 12500: | |
542 | clk |= 0x0; | |
543 | break; | |
544 | case 12501 ... 25000: | |
545 | clk |= 0x1; | |
546 | break; | |
547 | case 25001 ... 50000: | |
548 | clk |= 0x2; | |
549 | break; | |
550 | case 50001 ... 100000: | |
551 | clk |= 0x3; | |
552 | break; | |
553 | } | |
554 | uda1380_write(codec, UDA1380_PM, R02_PON_PLL | pm); | |
555 | } | |
556 | ||
557 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) | |
558 | clk |= R00_EN_DAC | R00_EN_INT; | |
559 | else | |
560 | clk |= R00_EN_ADC | R00_EN_DEC; | |
561 | ||
562 | uda1380_write(codec, UDA1380_CLK, clk); | |
563 | return 0; | |
564 | } | |
565 | ||
dee89c4d MB |
566 | static void uda1380_pcm_shutdown(struct snd_pcm_substream *substream, |
567 | struct snd_soc_dai *dai) | |
b7482f52 | 568 | { |
ab64246c | 569 | struct snd_soc_codec *codec = dai->codec; |
b7482f52 PZ |
570 | u16 clk = uda1380_read_reg_cache(codec, UDA1380_CLK); |
571 | ||
572 | /* shut down WSPLL power if running from this clock */ | |
573 | if (clk & R00_DAC_CLK) { | |
574 | u16 pm = uda1380_read_reg_cache(codec, UDA1380_PM); | |
575 | uda1380_write(codec, UDA1380_PM, ~R02_PON_PLL & pm); | |
576 | } | |
577 | ||
578 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) | |
579 | clk &= ~(R00_EN_DAC | R00_EN_INT); | |
580 | else | |
581 | clk &= ~(R00_EN_ADC | R00_EN_DEC); | |
582 | ||
583 | uda1380_write(codec, UDA1380_CLK, clk); | |
584 | } | |
585 | ||
b7482f52 PZ |
586 | static int uda1380_set_bias_level(struct snd_soc_codec *codec, |
587 | enum snd_soc_bias_level level) | |
588 | { | |
589 | int pm = uda1380_read_reg_cache(codec, UDA1380_PM); | |
8614d310 VK |
590 | int reg; |
591 | struct uda1380_platform_data *pdata = codec->dev->platform_data; | |
592 | ||
b7482f52 PZ |
593 | switch (level) { |
594 | case SND_SOC_BIAS_ON: | |
595 | case SND_SOC_BIAS_PREPARE: | |
8614d310 | 596 | /* ADC, DAC on */ |
b7482f52 PZ |
597 | uda1380_write(codec, UDA1380_PM, R02_PON_BIAS | pm); |
598 | break; | |
599 | case SND_SOC_BIAS_STANDBY: | |
9f061718 | 600 | if (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF) { |
8614d310 VK |
601 | if (gpio_is_valid(pdata->gpio_power)) { |
602 | gpio_set_value(pdata->gpio_power, 1); | |
8e3dce4d | 603 | mdelay(1); |
8614d310 VK |
604 | uda1380_reset(codec); |
605 | } | |
606 | ||
607 | uda1380_sync_cache(codec); | |
608 | } | |
b7482f52 PZ |
609 | uda1380_write(codec, UDA1380_PM, 0x0); |
610 | break; | |
8614d310 VK |
611 | case SND_SOC_BIAS_OFF: |
612 | if (!gpio_is_valid(pdata->gpio_power)) | |
613 | break; | |
614 | ||
615 | gpio_set_value(pdata->gpio_power, 0); | |
616 | ||
617 | /* Mark mixer regs cache dirty to sync them with | |
618 | * codec regs on power on. | |
619 | */ | |
620 | for (reg = UDA1380_MVOL; reg < UDA1380_CACHEREGNUM; reg++) | |
621 | set_bit(reg - 0x10, &uda1380_cache_dirty); | |
b7482f52 | 622 | } |
b7482f52 PZ |
623 | return 0; |
624 | } | |
625 | ||
626 | #define UDA1380_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 |\ | |
627 | SNDRV_PCM_RATE_16000 | SNDRV_PCM_RATE_22050 |\ | |
628 | SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000) | |
629 | ||
85e7652d | 630 | static const struct snd_soc_dai_ops uda1380_dai_ops = { |
6335d055 EM |
631 | .hw_params = uda1380_pcm_hw_params, |
632 | .shutdown = uda1380_pcm_shutdown, | |
65ec1cd1 | 633 | .trigger = uda1380_trigger, |
6335d055 EM |
634 | .set_fmt = uda1380_set_dai_fmt_both, |
635 | }; | |
636 | ||
85e7652d | 637 | static const struct snd_soc_dai_ops uda1380_dai_ops_playback = { |
6335d055 EM |
638 | .hw_params = uda1380_pcm_hw_params, |
639 | .shutdown = uda1380_pcm_shutdown, | |
65ec1cd1 | 640 | .trigger = uda1380_trigger, |
6335d055 EM |
641 | .set_fmt = uda1380_set_dai_fmt_playback, |
642 | }; | |
643 | ||
85e7652d | 644 | static const struct snd_soc_dai_ops uda1380_dai_ops_capture = { |
6335d055 EM |
645 | .hw_params = uda1380_pcm_hw_params, |
646 | .shutdown = uda1380_pcm_shutdown, | |
65ec1cd1 | 647 | .trigger = uda1380_trigger, |
6335d055 EM |
648 | .set_fmt = uda1380_set_dai_fmt_capture, |
649 | }; | |
650 | ||
f0fba2ad | 651 | static struct snd_soc_dai_driver uda1380_dai[] = { |
b7482f52 | 652 | { |
f0fba2ad | 653 | .name = "uda1380-hifi", |
b7482f52 PZ |
654 | .playback = { |
655 | .stream_name = "Playback", | |
656 | .channels_min = 1, | |
657 | .channels_max = 2, | |
658 | .rates = UDA1380_RATES, | |
659 | .formats = SNDRV_PCM_FMTBIT_S16_LE,}, | |
660 | .capture = { | |
661 | .stream_name = "Capture", | |
662 | .channels_min = 1, | |
663 | .channels_max = 2, | |
664 | .rates = UDA1380_RATES, | |
665 | .formats = SNDRV_PCM_FMTBIT_S16_LE,}, | |
6335d055 | 666 | .ops = &uda1380_dai_ops, |
b7482f52 PZ |
667 | }, |
668 | { /* playback only - dual interface */ | |
f0fba2ad | 669 | .name = "uda1380-hifi-playback", |
b7482f52 PZ |
670 | .playback = { |
671 | .stream_name = "Playback", | |
672 | .channels_min = 1, | |
673 | .channels_max = 2, | |
674 | .rates = UDA1380_RATES, | |
675 | .formats = SNDRV_PCM_FMTBIT_S16_LE, | |
676 | }, | |
6335d055 | 677 | .ops = &uda1380_dai_ops_playback, |
b7482f52 PZ |
678 | }, |
679 | { /* capture only - dual interface*/ | |
f0fba2ad | 680 | .name = "uda1380-hifi-capture", |
b7482f52 PZ |
681 | .capture = { |
682 | .stream_name = "Capture", | |
683 | .channels_min = 1, | |
684 | .channels_max = 2, | |
685 | .rates = UDA1380_RATES, | |
686 | .formats = SNDRV_PCM_FMTBIT_S16_LE, | |
687 | }, | |
6335d055 | 688 | .ops = &uda1380_dai_ops_capture, |
b7482f52 PZ |
689 | }, |
690 | }; | |
b7482f52 | 691 | |
f0fba2ad | 692 | static int uda1380_probe(struct snd_soc_codec *codec) |
88fc39d7 | 693 | { |
f0fba2ad LG |
694 | struct uda1380_platform_data *pdata =codec->dev->platform_data; |
695 | struct uda1380_priv *uda1380 = snd_soc_codec_get_drvdata(codec); | |
696 | int ret; | |
88fc39d7 | 697 | |
8614d310 VK |
698 | uda1380->codec = codec; |
699 | ||
f0fba2ad | 700 | codec->hw_write = (hw_write_t)i2c_master_send; |
8614d310 | 701 | codec->control_data = uda1380->control_data; |
1abd9184 | 702 | |
8614d310 | 703 | if (!pdata) |
1abd9184 PZ |
704 | return -EINVAL; |
705 | ||
8614d310 | 706 | if (gpio_is_valid(pdata->gpio_reset)) { |
68020db8 AL |
707 | ret = gpio_request_one(pdata->gpio_reset, GPIOF_OUT_INIT_LOW, |
708 | "uda1380 reset"); | |
8614d310 VK |
709 | if (ret) |
710 | goto err_out; | |
8614d310 | 711 | } |
1abd9184 | 712 | |
8614d310 | 713 | if (gpio_is_valid(pdata->gpio_power)) { |
68020db8 AL |
714 | ret = gpio_request_one(pdata->gpio_power, GPIOF_OUT_INIT_LOW, |
715 | "uda1380 power"); | |
8614d310 | 716 | if (ret) |
68020db8 | 717 | goto err_free_gpio; |
8614d310 VK |
718 | } else { |
719 | ret = uda1380_reset(codec); | |
68020db8 AL |
720 | if (ret) |
721 | goto err_free_gpio; | |
88fc39d7 JD |
722 | } |
723 | ||
1abd9184 PZ |
724 | INIT_WORK(&uda1380->work, uda1380_flush_work); |
725 | ||
f0fba2ad LG |
726 | /* set clock input */ |
727 | switch (pdata->dac_clk) { | |
728 | case UDA1380_DAC_CLK_SYSCLK: | |
8614d310 | 729 | uda1380_write_reg_cache(codec, UDA1380_CLK, 0); |
f0fba2ad LG |
730 | break; |
731 | case UDA1380_DAC_CLK_WSPLL: | |
8614d310 VK |
732 | uda1380_write_reg_cache(codec, UDA1380_CLK, |
733 | R00_DAC_CLK); | |
f0fba2ad | 734 | break; |
88fc39d7 JD |
735 | } |
736 | ||
88fc39d7 JD |
737 | return 0; |
738 | ||
68020db8 | 739 | err_free_gpio: |
8614d310 VK |
740 | if (gpio_is_valid(pdata->gpio_reset)) |
741 | gpio_free(pdata->gpio_reset); | |
742 | err_out: | |
1abd9184 | 743 | return ret; |
88fc39d7 | 744 | } |
b7482f52 | 745 | |
f0fba2ad LG |
746 | /* power down chip */ |
747 | static int uda1380_remove(struct snd_soc_codec *codec) | |
b7482f52 | 748 | { |
f0fba2ad | 749 | struct uda1380_platform_data *pdata =codec->dev->platform_data; |
1abd9184 | 750 | |
1abd9184 PZ |
751 | gpio_free(pdata->gpio_reset); |
752 | gpio_free(pdata->gpio_power); | |
753 | ||
f0fba2ad | 754 | return 0; |
1abd9184 PZ |
755 | } |
756 | ||
f0fba2ad LG |
757 | static struct snd_soc_codec_driver soc_codec_dev_uda1380 = { |
758 | .probe = uda1380_probe, | |
759 | .remove = uda1380_remove, | |
8614d310 VK |
760 | .read = uda1380_read_reg_cache, |
761 | .write = uda1380_write, | |
f0fba2ad | 762 | .set_bias_level = uda1380_set_bias_level, |
e8125f04 LPC |
763 | .suspend_bias_off = true, |
764 | ||
f0fba2ad LG |
765 | .reg_cache_size = ARRAY_SIZE(uda1380_reg), |
766 | .reg_word_size = sizeof(u16), | |
767 | .reg_cache_default = uda1380_reg, | |
768 | .reg_cache_step = 1, | |
58fa8e45 AL |
769 | |
770 | .controls = uda1380_snd_controls, | |
771 | .num_controls = ARRAY_SIZE(uda1380_snd_controls), | |
772 | .dapm_widgets = uda1380_dapm_widgets, | |
773 | .num_dapm_widgets = ARRAY_SIZE(uda1380_dapm_widgets), | |
774 | .dapm_routes = uda1380_dapm_routes, | |
775 | .num_dapm_routes = ARRAY_SIZE(uda1380_dapm_routes), | |
f0fba2ad LG |
776 | }; |
777 | ||
06b2bd23 | 778 | #if IS_ENABLED(CONFIG_I2C) |
7a79e94e BP |
779 | static int uda1380_i2c_probe(struct i2c_client *i2c, |
780 | const struct i2c_device_id *id) | |
1abd9184 PZ |
781 | { |
782 | struct uda1380_priv *uda1380; | |
b7c9d852 | 783 | int ret; |
b7482f52 | 784 | |
6ce91ad4 AL |
785 | uda1380 = devm_kzalloc(&i2c->dev, sizeof(struct uda1380_priv), |
786 | GFP_KERNEL); | |
1abd9184 | 787 | if (uda1380 == NULL) |
b7482f52 PZ |
788 | return -ENOMEM; |
789 | ||
1abd9184 | 790 | i2c_set_clientdata(i2c, uda1380); |
8614d310 | 791 | uda1380->control_data = i2c; |
3051e41a | 792 | |
f0fba2ad LG |
793 | ret = snd_soc_register_codec(&i2c->dev, |
794 | &soc_codec_dev_uda1380, uda1380_dai, ARRAY_SIZE(uda1380_dai)); | |
b7482f52 PZ |
795 | return ret; |
796 | } | |
797 | ||
7a79e94e | 798 | static int uda1380_i2c_remove(struct i2c_client *i2c) |
b7482f52 | 799 | { |
f0fba2ad | 800 | snd_soc_unregister_codec(&i2c->dev); |
b7482f52 PZ |
801 | return 0; |
802 | } | |
803 | ||
1abd9184 PZ |
804 | static const struct i2c_device_id uda1380_i2c_id[] = { |
805 | { "uda1380", 0 }, | |
806 | { } | |
b7482f52 | 807 | }; |
1abd9184 PZ |
808 | MODULE_DEVICE_TABLE(i2c, uda1380_i2c_id); |
809 | ||
810 | static struct i2c_driver uda1380_i2c_driver = { | |
811 | .driver = { | |
f0fba2ad | 812 | .name = "uda1380-codec", |
1abd9184 PZ |
813 | }, |
814 | .probe = uda1380_i2c_probe, | |
7a79e94e | 815 | .remove = uda1380_i2c_remove, |
1abd9184 PZ |
816 | .id_table = uda1380_i2c_id, |
817 | }; | |
818 | #endif | |
b7482f52 | 819 | |
c9b3a40f | 820 | static int __init uda1380_modinit(void) |
64089b84 | 821 | { |
ef149770 | 822 | int ret = 0; |
06b2bd23 | 823 | #if IS_ENABLED(CONFIG_I2C) |
1abd9184 PZ |
824 | ret = i2c_add_driver(&uda1380_i2c_driver); |
825 | if (ret != 0) | |
826 | pr_err("Failed to register UDA1380 I2C driver: %d\n", ret); | |
827 | #endif | |
ef149770 | 828 | return ret; |
64089b84 MB |
829 | } |
830 | module_init(uda1380_modinit); | |
831 | ||
832 | static void __exit uda1380_exit(void) | |
833 | { | |
06b2bd23 | 834 | #if IS_ENABLED(CONFIG_I2C) |
1abd9184 PZ |
835 | i2c_del_driver(&uda1380_i2c_driver); |
836 | #endif | |
64089b84 MB |
837 | } |
838 | module_exit(uda1380_exit); | |
839 | ||
b7482f52 PZ |
840 | MODULE_AUTHOR("Giorgio Padrin"); |
841 | MODULE_DESCRIPTION("Audio support for codec Philips UDA1380"); | |
842 | MODULE_LICENSE("GPL"); |