ASoC: Fix a few more PXA build errors
[deliverable/linux.git] / sound / soc / codecs / wm8731.c
CommitLineData
40e0aa64
RP
1/*
2 * wm8731.c -- WM8731 ALSA SoC Audio driver
3 *
4 * Copyright 2005 Openedhand Ltd.
5 *
6 * Author: Richard Purdie <richard@openedhand.com>
7 *
8 * Based on wm8753.c by Liam Girdwood
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15#include <linux/module.h>
16#include <linux/moduleparam.h>
17#include <linux/init.h>
18#include <linux/delay.h>
19#include <linux/pm.h>
20#include <linux/i2c.h>
5a0e3ad6 21#include <linux/slab.h>
40e0aa64 22#include <linux/platform_device.h>
7dea7c01 23#include <linux/regulator/consumer.h>
d2a40355 24#include <linux/spi/spi.h>
40e0aa64
RP
25#include <sound/core.h>
26#include <sound/pcm.h>
27#include <sound/pcm_params.h>
28#include <sound/soc.h>
29#include <sound/soc-dapm.h>
30#include <sound/initval.h>
d00efa64 31#include <sound/tlv.h>
40e0aa64
RP
32
33#include "wm8731.h"
34
7dea7c01
MB
35#define WM8731_NUM_SUPPLIES 4
36static const char *wm8731_supply_names[WM8731_NUM_SUPPLIES] = {
37 "AVDD",
38 "HPVDD",
39 "DCVDD",
40 "DBVDD",
41};
42
b36d61d4
FM
43/* codec private data */
44struct wm8731_priv {
f0fba2ad 45 enum snd_soc_control_type control_type;
7dea7c01 46 struct regulator_bulk_data supplies[WM8731_NUM_SUPPLIES];
5998102b 47 u16 reg_cache[WM8731_CACHEREGNUM];
b36d61d4
FM
48 unsigned int sysclk;
49};
50
a8035c8f 51
40e0aa64
RP
52/*
53 * wm8731 register cache
54 * We can't read the WM8731 register space when we are
55 * using 2 wire for device control, so we cache them instead.
56 * There is no point in caching the reset register
57 */
58static const u16 wm8731_reg[WM8731_CACHEREGNUM] = {
17a52fd6
MB
59 0x0097, 0x0097, 0x0079, 0x0079,
60 0x000a, 0x0008, 0x009f, 0x000a,
61 0x0000, 0x0000
40e0aa64
RP
62};
63
17a52fd6 64#define wm8731_reset(c) snd_soc_write(c, WM8731_RESET, 0)
40e0aa64
RP
65
66static const char *wm8731_input_select[] = {"Line In", "Mic"};
67static const char *wm8731_deemph[] = {"None", "32Khz", "44.1Khz", "48Khz"};
68
69static const struct soc_enum wm8731_enum[] = {
70 SOC_ENUM_SINGLE(WM8731_APANA, 2, 2, wm8731_input_select),
71 SOC_ENUM_SINGLE(WM8731_APDIGI, 1, 4, wm8731_deemph),
72};
73
d00efa64
MB
74static const DECLARE_TLV_DB_SCALE(in_tlv, -3450, 150, 0);
75static const DECLARE_TLV_DB_SCALE(sidetone_tlv, -1500, 300, 0);
76static const DECLARE_TLV_DB_SCALE(out_tlv, -12100, 100, 1);
77
40e0aa64
RP
78static const struct snd_kcontrol_new wm8731_snd_controls[] = {
79
d00efa64
MB
80SOC_DOUBLE_R_TLV("Master Playback Volume", WM8731_LOUT1V, WM8731_ROUT1V,
81 0, 127, 0, out_tlv),
bd903b6e
LG
82SOC_DOUBLE_R("Master Playback ZC Switch", WM8731_LOUT1V, WM8731_ROUT1V,
83 7, 1, 0),
40e0aa64 84
d00efa64
MB
85SOC_DOUBLE_R_TLV("Capture Volume", WM8731_LINVOL, WM8731_RINVOL, 0, 31, 0,
86 in_tlv),
40e0aa64
RP
87SOC_DOUBLE_R("Line Capture Switch", WM8731_LINVOL, WM8731_RINVOL, 7, 1, 1),
88
89SOC_SINGLE("Mic Boost (+20dB)", WM8731_APANA, 0, 1, 0),
ef38ed88 90SOC_SINGLE("Mic Capture Switch", WM8731_APANA, 1, 1, 1),
40e0aa64 91
d00efa64
MB
92SOC_SINGLE_TLV("Sidetone Playback Volume", WM8731_APANA, 6, 3, 1,
93 sidetone_tlv),
40e0aa64
RP
94
95SOC_SINGLE("ADC High Pass Filter Switch", WM8731_APDIGI, 0, 1, 1),
96SOC_SINGLE("Store DC Offset Switch", WM8731_APDIGI, 4, 1, 0),
97
98SOC_ENUM("Playback De-emphasis", wm8731_enum[1]),
99};
100
40e0aa64
RP
101/* Output Mixer */
102static const struct snd_kcontrol_new wm8731_output_mixer_controls[] = {
103SOC_DAPM_SINGLE("Line Bypass Switch", WM8731_APANA, 3, 1, 0),
104SOC_DAPM_SINGLE("Mic Sidetone Switch", WM8731_APANA, 5, 1, 0),
105SOC_DAPM_SINGLE("HiFi Playback Switch", WM8731_APANA, 4, 1, 0),
106};
107
108/* Input mux */
109static const struct snd_kcontrol_new wm8731_input_mux_controls =
110SOC_DAPM_ENUM("Input Select", wm8731_enum[0]);
111
112static const struct snd_soc_dapm_widget wm8731_dapm_widgets[] = {
113SND_SOC_DAPM_MIXER("Output Mixer", WM8731_PWR, 4, 1,
114 &wm8731_output_mixer_controls[0],
115 ARRAY_SIZE(wm8731_output_mixer_controls)),
116SND_SOC_DAPM_DAC("DAC", "HiFi Playback", WM8731_PWR, 3, 1),
117SND_SOC_DAPM_OUTPUT("LOUT"),
118SND_SOC_DAPM_OUTPUT("LHPOUT"),
119SND_SOC_DAPM_OUTPUT("ROUT"),
120SND_SOC_DAPM_OUTPUT("RHPOUT"),
121SND_SOC_DAPM_ADC("ADC", "HiFi Capture", WM8731_PWR, 2, 1),
122SND_SOC_DAPM_MUX("Input Mux", SND_SOC_NOPM, 0, 0, &wm8731_input_mux_controls),
123SND_SOC_DAPM_PGA("Line Input", WM8731_PWR, 0, 1, NULL, 0),
124SND_SOC_DAPM_MICBIAS("Mic Bias", WM8731_PWR, 1, 1),
125SND_SOC_DAPM_INPUT("MICIN"),
126SND_SOC_DAPM_INPUT("RLINEIN"),
127SND_SOC_DAPM_INPUT("LLINEIN"),
128};
129
a65f0568 130static const struct snd_soc_dapm_route intercon[] = {
40e0aa64
RP
131 /* output mixer */
132 {"Output Mixer", "Line Bypass Switch", "Line Input"},
133 {"Output Mixer", "HiFi Playback Switch", "DAC"},
134 {"Output Mixer", "Mic Sidetone Switch", "Mic Bias"},
135
136 /* outputs */
137 {"RHPOUT", NULL, "Output Mixer"},
138 {"ROUT", NULL, "Output Mixer"},
139 {"LHPOUT", NULL, "Output Mixer"},
140 {"LOUT", NULL, "Output Mixer"},
141
142 /* input mux */
143 {"Input Mux", "Line In", "Line Input"},
144 {"Input Mux", "Mic", "Mic Bias"},
145 {"ADC", NULL, "Input Mux"},
146
147 /* inputs */
148 {"Line Input", NULL, "LLINEIN"},
149 {"Line Input", NULL, "RLINEIN"},
150 {"Mic Bias", NULL, "MICIN"},
40e0aa64
RP
151};
152
153static int wm8731_add_widgets(struct snd_soc_codec *codec)
154{
a65f0568
MB
155 snd_soc_dapm_new_controls(codec, wm8731_dapm_widgets,
156 ARRAY_SIZE(wm8731_dapm_widgets));
40e0aa64 157
a65f0568 158 snd_soc_dapm_add_routes(codec, intercon, ARRAY_SIZE(intercon));
40e0aa64 159
40e0aa64
RP
160 return 0;
161}
162
163struct _coeff_div {
164 u32 mclk;
165 u32 rate;
166 u16 fs;
167 u8 sr:4;
168 u8 bosr:1;
169 u8 usb:1;
170};
171
172/* codec mclk clock divider coefficients */
173static const struct _coeff_div coeff_div[] = {
174 /* 48k */
175 {12288000, 48000, 256, 0x0, 0x0, 0x0},
176 {18432000, 48000, 384, 0x0, 0x1, 0x0},
177 {12000000, 48000, 250, 0x0, 0x0, 0x1},
178
179 /* 32k */
180 {12288000, 32000, 384, 0x6, 0x0, 0x0},
181 {18432000, 32000, 576, 0x6, 0x1, 0x0},
298a2c75 182 {12000000, 32000, 375, 0x6, 0x0, 0x1},
40e0aa64
RP
183
184 /* 8k */
185 {12288000, 8000, 1536, 0x3, 0x0, 0x0},
186 {18432000, 8000, 2304, 0x3, 0x1, 0x0},
187 {11289600, 8000, 1408, 0xb, 0x0, 0x0},
188 {16934400, 8000, 2112, 0xb, 0x1, 0x0},
189 {12000000, 8000, 1500, 0x3, 0x0, 0x1},
190
191 /* 96k */
192 {12288000, 96000, 128, 0x7, 0x0, 0x0},
193 {18432000, 96000, 192, 0x7, 0x1, 0x0},
194 {12000000, 96000, 125, 0x7, 0x0, 0x1},
195
196 /* 44.1k */
197 {11289600, 44100, 256, 0x8, 0x0, 0x0},
198 {16934400, 44100, 384, 0x8, 0x1, 0x0},
199 {12000000, 44100, 272, 0x8, 0x1, 0x1},
200
201 /* 88.2k */
202 {11289600, 88200, 128, 0xf, 0x0, 0x0},
203 {16934400, 88200, 192, 0xf, 0x1, 0x0},
204 {12000000, 88200, 136, 0xf, 0x1, 0x1},
205};
206
207static inline int get_coeff(int mclk, int rate)
208{
209 int i;
210
211 for (i = 0; i < ARRAY_SIZE(coeff_div); i++) {
212 if (coeff_div[i].rate == rate && coeff_div[i].mclk == mclk)
213 return i;
214 }
215 return 0;
216}
217
b36d61d4 218static int wm8731_hw_params(struct snd_pcm_substream *substream,
dee89c4d
MB
219 struct snd_pcm_hw_params *params,
220 struct snd_soc_dai *dai)
40e0aa64 221{
f0fba2ad 222 struct snd_soc_codec *codec = dai->codec;
b2c812e2 223 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
17a52fd6 224 u16 iface = snd_soc_read(codec, WM8731_IFACE) & 0xfff3;
b36d61d4
FM
225 int i = get_coeff(wm8731->sysclk, params_rate(params));
226 u16 srate = (coeff_div[i].sr << 2) |
227 (coeff_div[i].bosr << 1) | coeff_div[i].usb;
40e0aa64 228
17a52fd6 229 snd_soc_write(codec, WM8731_SRATE, srate);
b36d61d4
FM
230
231 /* bit size */
232 switch (params_format(params)) {
233 case SNDRV_PCM_FORMAT_S16_LE:
234 break;
235 case SNDRV_PCM_FORMAT_S20_3LE:
236 iface |= 0x0004;
237 break;
238 case SNDRV_PCM_FORMAT_S24_LE:
239 iface |= 0x0008;
240 break;
241 }
40e0aa64 242
17a52fd6 243 snd_soc_write(codec, WM8731_IFACE, iface);
b36d61d4 244 return 0;
40e0aa64
RP
245}
246
dee89c4d
MB
247static int wm8731_pcm_prepare(struct snd_pcm_substream *substream,
248 struct snd_soc_dai *dai)
40e0aa64 249{
f0fba2ad 250 struct snd_soc_codec *codec = dai->codec;
b36d61d4
FM
251
252 /* set active */
17a52fd6 253 snd_soc_write(codec, WM8731_ACTIVE, 0x0001);
b36d61d4
FM
254
255 return 0;
256}
257
dee89c4d
MB
258static void wm8731_shutdown(struct snd_pcm_substream *substream,
259 struct snd_soc_dai *dai)
b36d61d4 260{
f0fba2ad 261 struct snd_soc_codec *codec = dai->codec;
b36d61d4
FM
262
263 /* deactivate */
264 if (!codec->active) {
265 udelay(50);
17a52fd6 266 snd_soc_write(codec, WM8731_ACTIVE, 0x0);
b36d61d4
FM
267 }
268}
269
e550e17f 270static int wm8731_mute(struct snd_soc_dai *dai, int mute)
b36d61d4
FM
271{
272 struct snd_soc_codec *codec = dai->codec;
17a52fd6 273 u16 mute_reg = snd_soc_read(codec, WM8731_APDIGI) & 0xfff7;
b36d61d4
FM
274
275 if (mute)
17a52fd6 276 snd_soc_write(codec, WM8731_APDIGI, mute_reg | 0x8);
b36d61d4 277 else
17a52fd6 278 snd_soc_write(codec, WM8731_APDIGI, mute_reg);
b36d61d4
FM
279 return 0;
280}
281
e550e17f 282static int wm8731_set_dai_sysclk(struct snd_soc_dai *codec_dai,
b36d61d4
FM
283 int clk_id, unsigned int freq, int dir)
284{
285 struct snd_soc_codec *codec = codec_dai->codec;
b2c812e2 286 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
b36d61d4
FM
287
288 switch (freq) {
289 case 11289600:
290 case 12000000:
291 case 12288000:
292 case 16934400:
293 case 18432000:
294 wm8731->sysclk = freq;
295 return 0;
296 }
297 return -EINVAL;
298}
299
300
e550e17f 301static int wm8731_set_dai_fmt(struct snd_soc_dai *codec_dai,
b36d61d4
FM
302 unsigned int fmt)
303{
304 struct snd_soc_codec *codec = codec_dai->codec;
305 u16 iface = 0;
40e0aa64
RP
306
307 /* set master/slave audio interface */
b36d61d4 308 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
40e0aa64
RP
309 case SND_SOC_DAIFMT_CBM_CFM:
310 iface |= 0x0040;
311 break;
312 case SND_SOC_DAIFMT_CBS_CFS:
313 break;
b36d61d4
FM
314 default:
315 return -EINVAL;
40e0aa64 316 }
40e0aa64
RP
317
318 /* interface format */
b36d61d4 319 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
40e0aa64
RP
320 case SND_SOC_DAIFMT_I2S:
321 iface |= 0x0002;
322 break;
323 case SND_SOC_DAIFMT_RIGHT_J:
324 break;
325 case SND_SOC_DAIFMT_LEFT_J:
326 iface |= 0x0001;
327 break;
328 case SND_SOC_DAIFMT_DSP_A:
329 iface |= 0x0003;
330 break;
331 case SND_SOC_DAIFMT_DSP_B:
332 iface |= 0x0013;
333 break;
b36d61d4
FM
334 default:
335 return -EINVAL;
40e0aa64
RP
336 }
337
338 /* clock inversion */
b36d61d4 339 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
40e0aa64
RP
340 case SND_SOC_DAIFMT_NB_NF:
341 break;
342 case SND_SOC_DAIFMT_IB_IF:
343 iface |= 0x0090;
344 break;
345 case SND_SOC_DAIFMT_IB_NF:
346 iface |= 0x0080;
347 break;
348 case SND_SOC_DAIFMT_NB_IF:
349 iface |= 0x0010;
350 break;
b36d61d4
FM
351 default:
352 return -EINVAL;
40e0aa64
RP
353 }
354
355 /* set iface */
17a52fd6 356 snd_soc_write(codec, WM8731_IFACE, iface);
40e0aa64
RP
357 return 0;
358}
359
0be9898a
MB
360static int wm8731_set_bias_level(struct snd_soc_codec *codec,
361 enum snd_soc_bias_level level)
40e0aa64 362{
06ae9988
MB
363 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
364 int i, ret;
365 u8 data[2];
366 u16 *cache = codec->reg_cache;
22d22ee5 367 u16 reg;
40e0aa64 368
0be9898a
MB
369 switch (level) {
370 case SND_SOC_BIAS_ON:
40e0aa64 371 break;
0be9898a 372 case SND_SOC_BIAS_PREPARE:
40e0aa64 373 break;
0be9898a 374 case SND_SOC_BIAS_STANDBY:
06ae9988
MB
375 if (codec->bias_level == SND_SOC_BIAS_OFF) {
376 ret = regulator_bulk_enable(ARRAY_SIZE(wm8731->supplies),
377 wm8731->supplies);
378 if (ret != 0)
379 return ret;
380
381 /* Sync reg_cache with the hardware */
382 for (i = 0; i < ARRAY_SIZE(wm8731_reg); i++) {
383 if (cache[i] == wm8731_reg[i])
384 continue;
385
386 data[0] = (i << 1) | ((cache[i] >> 8)
387 & 0x0001);
388 data[1] = cache[i] & 0x00ff;
389 codec->hw_write(codec->control_data, data, 2);
390 }
391 }
392
22d22ee5 393 /* Clear PWROFF, gate CLKOUT, everything else as-is */
17a52fd6
MB
394 reg = snd_soc_read(codec, WM8731_PWR) & 0xff7f;
395 snd_soc_write(codec, WM8731_PWR, reg | 0x0040);
40e0aa64 396 break;
0be9898a 397 case SND_SOC_BIAS_OFF:
17a52fd6
MB
398 snd_soc_write(codec, WM8731_ACTIVE, 0x0);
399 snd_soc_write(codec, WM8731_PWR, 0xffff);
06ae9988
MB
400 regulator_bulk_disable(ARRAY_SIZE(wm8731->supplies),
401 wm8731->supplies);
40e0aa64
RP
402 break;
403 }
0be9898a 404 codec->bias_level = level;
40e0aa64
RP
405 return 0;
406}
407
e135443e 408#define WM8731_RATES SNDRV_PCM_RATE_8000_96000
b36d61d4
FM
409
410#define WM8731_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
411 SNDRV_PCM_FMTBIT_S24_LE)
412
6335d055
EM
413static struct snd_soc_dai_ops wm8731_dai_ops = {
414 .prepare = wm8731_pcm_prepare,
415 .hw_params = wm8731_hw_params,
416 .shutdown = wm8731_shutdown,
417 .digital_mute = wm8731_mute,
418 .set_sysclk = wm8731_set_dai_sysclk,
419 .set_fmt = wm8731_set_dai_fmt,
420};
421
f0fba2ad
LG
422static struct snd_soc_dai_driver wm8731_dai = {
423 .name = "wm8731-hifi",
40e0aa64
RP
424 .playback = {
425 .stream_name = "Playback",
426 .channels_min = 1,
427 .channels_max = 2,
b36d61d4
FM
428 .rates = WM8731_RATES,
429 .formats = WM8731_FORMATS,},
40e0aa64
RP
430 .capture = {
431 .stream_name = "Capture",
432 .channels_min = 1,
433 .channels_max = 2,
b36d61d4
FM
434 .rates = WM8731_RATES,
435 .formats = WM8731_FORMATS,},
6335d055 436 .ops = &wm8731_dai_ops,
4934482d 437 .symmetric_rates = 1,
40e0aa64 438};
40e0aa64 439
b3b50b3f 440#ifdef CONFIG_PM
f0fba2ad 441static int wm8731_suspend(struct snd_soc_codec *codec, pm_message_t state)
40e0aa64 442{
0be9898a 443 wm8731_set_bias_level(codec, SND_SOC_BIAS_OFF);
06ae9988 444
40e0aa64
RP
445 return 0;
446}
447
f0fba2ad 448static int wm8731_resume(struct snd_soc_codec *codec)
40e0aa64 449{
0be9898a 450 wm8731_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
7dea7c01 451
40e0aa64
RP
452 return 0;
453}
b3b50b3f
MB
454#else
455#define wm8731_suspend NULL
456#define wm8731_resume NULL
457#endif
40e0aa64 458
f0fba2ad 459static int wm8731_probe(struct snd_soc_codec *codec)
40e0aa64 460{
f0fba2ad
LG
461 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
462 int ret = 0, i;
5998102b 463
f0fba2ad 464 codec->bias_level = SND_SOC_BIAS_OFF,
5998102b 465
f0fba2ad 466 ret = snd_soc_codec_set_cache_io(codec, 7, 9, wm8731->control_type);
17a52fd6
MB
467 if (ret < 0) {
468 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
f0fba2ad 469 return ret;
17a52fd6
MB
470 }
471
7dea7c01
MB
472 for (i = 0; i < ARRAY_SIZE(wm8731->supplies); i++)
473 wm8731->supplies[i].supply = wm8731_supply_names[i];
474
475 ret = regulator_bulk_get(codec->dev, ARRAY_SIZE(wm8731->supplies),
476 wm8731->supplies);
477 if (ret != 0) {
478 dev_err(codec->dev, "Failed to request supplies: %d\n", ret);
f0fba2ad 479 return ret;
7dea7c01
MB
480 }
481
482 ret = regulator_bulk_enable(ARRAY_SIZE(wm8731->supplies),
483 wm8731->supplies);
484 if (ret != 0) {
485 dev_err(codec->dev, "Failed to enable supplies: %d\n", ret);
486 goto err_regulator_get;
487 }
488
519cf2df
MB
489 ret = wm8731_reset(codec);
490 if (ret < 0) {
fe5422fc 491 dev_err(codec->dev, "Failed to issue reset: %d\n", ret);
7dea7c01 492 goto err_regulator_enable;
519cf2df
MB
493 }
494
5998102b
MB
495 wm8731_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
496
497 /* Latch the update bits */
17a52fd6
MB
498 snd_soc_update_bits(codec, WM8731_LOUT1V, 0x100, 0);
499 snd_soc_update_bits(codec, WM8731_ROUT1V, 0x100, 0);
500 snd_soc_update_bits(codec, WM8731_LINVOL, 0x100, 0);
501 snd_soc_update_bits(codec, WM8731_RINVOL, 0x100, 0);
5998102b 502
ce3bdaa8 503 /* Disable bypass path by default */
17a52fd6 504 snd_soc_update_bits(codec, WM8731_APANA, 0x4, 0);
ce3bdaa8 505
f0fba2ad
LG
506 snd_soc_add_controls(codec, wm8731_snd_controls,
507 ARRAY_SIZE(wm8731_snd_controls));
508 wm8731_add_widgets(codec);
a8035c8f 509
06ae9988
MB
510 /* Regulators will have been enabled by bias management */
511 regulator_bulk_disable(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
512
a8035c8f 513 return 0;
fe5422fc 514
7dea7c01
MB
515err_regulator_enable:
516 regulator_bulk_disable(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
517err_regulator_get:
518 regulator_bulk_free(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
f0fba2ad 519
fe5422fc
MB
520 kfree(wm8731);
521 return ret;
a8035c8f
MB
522}
523
f0fba2ad
LG
524/* power down chip */
525static int wm8731_remove(struct snd_soc_codec *codec)
5998102b 526{
f0fba2ad
LG
527 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
528
529 wm8731_set_bias_level(codec, SND_SOC_BIAS_OFF);
530
531 regulator_bulk_disable(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
7dea7c01 532 regulator_bulk_free(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
f0fba2ad
LG
533
534 return 0;
5998102b 535}
a8035c8f 536
f0fba2ad
LG
537static struct snd_soc_codec_driver soc_codec_dev_wm8731 = {
538 .probe = wm8731_probe,
539 .remove = wm8731_remove,
540 .suspend = wm8731_suspend,
541 .resume = wm8731_resume,
542 .set_bias_level = wm8731_set_bias_level,
543 .reg_cache_size = sizeof(wm8731_reg),
544 .reg_word_size = sizeof(u16),
545 .reg_cache_default = wm8731_reg,
546};
547
5998102b 548#if defined(CONFIG_SPI_MASTER)
5998102b
MB
549static int __devinit wm8731_spi_probe(struct spi_device *spi)
550{
5998102b 551 struct wm8731_priv *wm8731;
f0fba2ad 552 int ret;
5998102b
MB
553
554 wm8731 = kzalloc(sizeof(struct wm8731_priv), GFP_KERNEL);
555 if (wm8731 == NULL)
556 return -ENOMEM;
557
f0fba2ad
LG
558 wm8731->control_type = SND_SOC_SPI;
559 spi_set_drvdata(spi, wm8731);
93b760b7 560
f0fba2ad
LG
561 ret = snd_soc_register_codec(&spi->dev,
562 &soc_codec_dev_wm8731, &wm8731_dai, 1);
563 if (ret < 0)
564 kfree(wm8731);
565 return ret;
5998102b
MB
566}
567
568static int __devexit wm8731_spi_remove(struct spi_device *spi)
569{
f0fba2ad
LG
570 snd_soc_unregister_codec(&spi->dev);
571 kfree(spi_get_drvdata(spi));
5998102b
MB
572 return 0;
573}
574
575static struct spi_driver wm8731_spi_driver = {
576 .driver = {
f0fba2ad 577 .name = "wm8731-codec",
5998102b
MB
578 .bus = &spi_bus_type,
579 .owner = THIS_MODULE,
580 },
581 .probe = wm8731_spi_probe,
582 .remove = __devexit_p(wm8731_spi_remove),
583};
a8035c8f
MB
584#endif /* CONFIG_SPI_MASTER */
585
586#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
c6f29811
MB
587static __devinit int wm8731_i2c_probe(struct i2c_client *i2c,
588 const struct i2c_device_id *id)
a8035c8f 589{
5998102b 590 struct wm8731_priv *wm8731;
f0fba2ad 591 int ret;
a8035c8f 592
5998102b
MB
593 wm8731 = kzalloc(sizeof(struct wm8731_priv), GFP_KERNEL);
594 if (wm8731 == NULL)
595 return -ENOMEM;
596
5998102b 597 i2c_set_clientdata(i2c, wm8731);
f0fba2ad 598 wm8731->control_type = SND_SOC_I2C;
a8035c8f 599
f0fba2ad
LG
600 ret = snd_soc_register_codec(&i2c->dev,
601 &soc_codec_dev_wm8731, &wm8731_dai, 1);
602 if (ret < 0)
603 kfree(wm8731);
604 return ret;
a8035c8f
MB
605}
606
c6f29811 607static __devexit int wm8731_i2c_remove(struct i2c_client *client)
a8035c8f 608{
f0fba2ad
LG
609 snd_soc_unregister_codec(&client->dev);
610 kfree(i2c_get_clientdata(client));
a8035c8f
MB
611 return 0;
612}
613
614static const struct i2c_device_id wm8731_i2c_id[] = {
615 { "wm8731", 0 },
616 { }
617};
618MODULE_DEVICE_TABLE(i2c, wm8731_i2c_id);
619
620static struct i2c_driver wm8731_i2c_driver = {
621 .driver = {
f0fba2ad 622 .name = "wm8731-codec",
a8035c8f
MB
623 .owner = THIS_MODULE,
624 },
625 .probe = wm8731_i2c_probe,
c6f29811 626 .remove = __devexit_p(wm8731_i2c_remove),
a8035c8f
MB
627 .id_table = wm8731_i2c_id,
628};
629#endif
630
c9b3a40f 631static int __init wm8731_modinit(void)
64089b84 632{
f0fba2ad 633 int ret = 0;
5998102b
MB
634#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
635 ret = i2c_add_driver(&wm8731_i2c_driver);
636 if (ret != 0) {
637 printk(KERN_ERR "Failed to register WM8731 I2C driver: %d\n",
638 ret);
639 }
640#endif
641#if defined(CONFIG_SPI_MASTER)
642 ret = spi_register_driver(&wm8731_spi_driver);
643 if (ret != 0) {
644 printk(KERN_ERR "Failed to register WM8731 SPI driver: %d\n",
645 ret);
646 }
647#endif
f0fba2ad 648 return ret;
64089b84
MB
649}
650module_init(wm8731_modinit);
651
652static void __exit wm8731_exit(void)
653{
5998102b
MB
654#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
655 i2c_del_driver(&wm8731_i2c_driver);
656#endif
657#if defined(CONFIG_SPI_MASTER)
658 spi_unregister_driver(&wm8731_spi_driver);
659#endif
64089b84
MB
660}
661module_exit(wm8731_exit);
662
40e0aa64
RP
663MODULE_DESCRIPTION("ASoC WM8731 driver");
664MODULE_AUTHOR("Richard Purdie");
665MODULE_LICENSE("GPL");
This page took 0.937535 seconds and 5 git commands to generate.