ASoC: Allow machines to ignore pmdown_time per-link
[deliverable/linux.git] / sound / soc / codecs / wm8940.c
CommitLineData
0b5e92c5
JC
1/*
2 * wm8940.c -- WM8940 ALSA Soc Audio driver
3 *
4 * Author: Jonathan Cameron <jic23@cam.ac.uk>
5 *
6 * Based on wm8510.c
7 * Copyright 2006 Wolfson Microelectronics PLC.
8 * Author: Liam Girdwood <lrg@slimlogic.co.uk>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 *
14 * Not currently handled:
15 * Notch filter control
16 * AUXMode (inverting vs mixer)
17 * No means to obtain current gain if alc enabled.
18 * No use made of gpio
19 * Fast VMID discharge for power down
20 * Soft Start
21 * DLR and ALR Swaps not enabled
22 * Digital Sidetone not supported
23 */
24#include <linux/module.h>
25#include <linux/moduleparam.h>
26#include <linux/kernel.h>
27#include <linux/init.h>
28#include <linux/delay.h>
29#include <linux/pm.h>
30#include <linux/i2c.h>
31#include <linux/platform_device.h>
32#include <linux/spi/spi.h>
5a0e3ad6 33#include <linux/slab.h>
0b5e92c5
JC
34#include <sound/core.h>
35#include <sound/pcm.h>
36#include <sound/pcm_params.h>
37#include <sound/soc.h>
0b5e92c5
JC
38#include <sound/initval.h>
39#include <sound/tlv.h>
40
41#include "wm8940.h"
42
43struct wm8940_priv {
44 unsigned int sysclk;
f0fba2ad 45 enum snd_soc_control_type control_type;
0b5e92c5
JC
46};
47
788b6e8e
AL
48static int wm8940_volatile_register(struct snd_soc_codec *codec,
49 unsigned int reg)
50{
51 switch (reg) {
52 case WM8940_SOFTRESET:
53 return 1;
54 default:
55 return 0;
56 }
57}
58
0b5e92c5
JC
59static u16 wm8940_reg_defaults[] = {
60 0x8940, /* Soft Reset */
61 0x0000, /* Power 1 */
62 0x0000, /* Power 2 */
63 0x0000, /* Power 3 */
64 0x0010, /* Interface Control */
65 0x0000, /* Companding Control */
66 0x0140, /* Clock Control */
67 0x0000, /* Additional Controls */
68 0x0000, /* GPIO Control */
69 0x0002, /* Auto Increment Control */
70 0x0000, /* DAC Control */
71 0x00FF, /* DAC Volume */
72 0,
73 0,
74 0x0100, /* ADC Control */
75 0x00FF, /* ADC Volume */
76 0x0000, /* Notch Filter 1 Control 1 */
77 0x0000, /* Notch Filter 1 Control 2 */
78 0x0000, /* Notch Filter 2 Control 1 */
79 0x0000, /* Notch Filter 2 Control 2 */
80 0x0000, /* Notch Filter 3 Control 1 */
81 0x0000, /* Notch Filter 3 Control 2 */
82 0x0000, /* Notch Filter 4 Control 1 */
83 0x0000, /* Notch Filter 4 Control 2 */
84 0x0032, /* DAC Limit Control 1 */
85 0x0000, /* DAC Limit Control 2 */
86 0,
87 0,
88 0,
89 0,
90 0,
91 0,
92 0x0038, /* ALC Control 1 */
93 0x000B, /* ALC Control 2 */
94 0x0032, /* ALC Control 3 */
95 0x0000, /* Noise Gate */
96 0x0041, /* PLLN */
97 0x000C, /* PLLK1 */
98 0x0093, /* PLLK2 */
99 0x00E9, /* PLLK3 */
100 0,
101 0,
102 0x0030, /* ALC Control 4 */
103 0,
104 0x0002, /* Input Control */
105 0x0050, /* PGA Gain */
106 0,
107 0x0002, /* ADC Boost Control */
108 0,
109 0x0002, /* Output Control */
110 0x0000, /* Speaker Mixer Control */
111 0,
112 0,
113 0,
114 0x0079, /* Speaker Volume */
115 0,
116 0x0000, /* Mono Mixer Control */
117};
118
0b5e92c5
JC
119static const char *wm8940_companding[] = { "Off", "NC", "u-law", "A-law" };
120static const struct soc_enum wm8940_adc_companding_enum
121= SOC_ENUM_SINGLE(WM8940_COMPANDINGCTL, 1, 4, wm8940_companding);
122static const struct soc_enum wm8940_dac_companding_enum
123= SOC_ENUM_SINGLE(WM8940_COMPANDINGCTL, 3, 4, wm8940_companding);
124
125static const char *wm8940_alc_mode_text[] = {"ALC", "Limiter"};
126static const struct soc_enum wm8940_alc_mode_enum
127= SOC_ENUM_SINGLE(WM8940_ALC3, 8, 2, wm8940_alc_mode_text);
128
129static const char *wm8940_mic_bias_level_text[] = {"0.9", "0.65"};
130static const struct soc_enum wm8940_mic_bias_level_enum
131= SOC_ENUM_SINGLE(WM8940_INPUTCTL, 8, 2, wm8940_mic_bias_level_text);
132
133static const char *wm8940_filter_mode_text[] = {"Audio", "Application"};
134static const struct soc_enum wm8940_filter_mode_enum
135= SOC_ENUM_SINGLE(WM8940_ADC, 7, 2, wm8940_filter_mode_text);
136
6be01cfb
MB
137static DECLARE_TLV_DB_SCALE(wm8940_spk_vol_tlv, -5700, 100, 1);
138static DECLARE_TLV_DB_SCALE(wm8940_att_tlv, -1000, 1000, 0);
139static DECLARE_TLV_DB_SCALE(wm8940_pga_vol_tlv, -1200, 75, 0);
140static DECLARE_TLV_DB_SCALE(wm8940_alc_min_tlv, -1200, 600, 0);
141static DECLARE_TLV_DB_SCALE(wm8940_alc_max_tlv, 675, 600, 0);
142static DECLARE_TLV_DB_SCALE(wm8940_alc_tar_tlv, -2250, 50, 0);
143static DECLARE_TLV_DB_SCALE(wm8940_lim_boost_tlv, 0, 100, 0);
144static DECLARE_TLV_DB_SCALE(wm8940_lim_thresh_tlv, -600, 100, 0);
145static DECLARE_TLV_DB_SCALE(wm8940_adc_tlv, -12750, 50, 1);
146static DECLARE_TLV_DB_SCALE(wm8940_capture_boost_vol_tlv, 0, 2000, 0);
0b5e92c5
JC
147
148static const struct snd_kcontrol_new wm8940_snd_controls[] = {
149 SOC_SINGLE("Digital Loopback Switch", WM8940_COMPANDINGCTL,
150 6, 1, 0),
151 SOC_ENUM("DAC Companding", wm8940_dac_companding_enum),
152 SOC_ENUM("ADC Companding", wm8940_adc_companding_enum),
153
154 SOC_ENUM("ALC Mode", wm8940_alc_mode_enum),
155 SOC_SINGLE("ALC Switch", WM8940_ALC1, 8, 1, 0),
156 SOC_SINGLE_TLV("ALC Capture Max Gain", WM8940_ALC1,
157 3, 7, 1, wm8940_alc_max_tlv),
158 SOC_SINGLE_TLV("ALC Capture Min Gain", WM8940_ALC1,
159 0, 7, 0, wm8940_alc_min_tlv),
160 SOC_SINGLE_TLV("ALC Capture Target", WM8940_ALC2,
161 0, 14, 0, wm8940_alc_tar_tlv),
162 SOC_SINGLE("ALC Capture Hold", WM8940_ALC2, 4, 10, 0),
163 SOC_SINGLE("ALC Capture Decay", WM8940_ALC3, 4, 10, 0),
164 SOC_SINGLE("ALC Capture Attach", WM8940_ALC3, 0, 10, 0),
165 SOC_SINGLE("ALC ZC Switch", WM8940_ALC4, 1, 1, 0),
166 SOC_SINGLE("ALC Capture Noise Gate Switch", WM8940_NOISEGATE,
167 3, 1, 0),
168 SOC_SINGLE("ALC Capture Noise Gate Threshold", WM8940_NOISEGATE,
169 0, 7, 0),
170
171 SOC_SINGLE("DAC Playback Limiter Switch", WM8940_DACLIM1, 8, 1, 0),
172 SOC_SINGLE("DAC Playback Limiter Attack", WM8940_DACLIM1, 0, 9, 0),
173 SOC_SINGLE("DAC Playback Limiter Decay", WM8940_DACLIM1, 4, 11, 0),
174 SOC_SINGLE_TLV("DAC Playback Limiter Threshold", WM8940_DACLIM2,
175 4, 9, 1, wm8940_lim_thresh_tlv),
176 SOC_SINGLE_TLV("DAC Playback Limiter Boost", WM8940_DACLIM2,
177 0, 12, 0, wm8940_lim_boost_tlv),
178
179 SOC_SINGLE("Capture PGA ZC Switch", WM8940_PGAGAIN, 7, 1, 0),
180 SOC_SINGLE_TLV("Capture PGA Volume", WM8940_PGAGAIN,
181 0, 63, 0, wm8940_pga_vol_tlv),
182 SOC_SINGLE_TLV("Digital Playback Volume", WM8940_DACVOL,
183 0, 255, 0, wm8940_adc_tlv),
184 SOC_SINGLE_TLV("Digital Capture Volume", WM8940_ADCVOL,
185 0, 255, 0, wm8940_adc_tlv),
186 SOC_ENUM("Mic Bias Level", wm8940_mic_bias_level_enum),
187 SOC_SINGLE_TLV("Capture Boost Volue", WM8940_ADCBOOST,
188 8, 1, 0, wm8940_capture_boost_vol_tlv),
189 SOC_SINGLE_TLV("Speaker Playback Volume", WM8940_SPKVOL,
190 0, 63, 0, wm8940_spk_vol_tlv),
191 SOC_SINGLE("Speaker Playback Switch", WM8940_SPKVOL, 6, 1, 1),
192
193 SOC_SINGLE_TLV("Speaker Mixer Line Bypass Volume", WM8940_SPKVOL,
194 8, 1, 1, wm8940_att_tlv),
195 SOC_SINGLE("Speaker Playback ZC Switch", WM8940_SPKVOL, 7, 1, 0),
196
197 SOC_SINGLE("Mono Out Switch", WM8940_MONOMIX, 6, 1, 1),
198 SOC_SINGLE_TLV("Mono Mixer Line Bypass Volume", WM8940_MONOMIX,
199 7, 1, 1, wm8940_att_tlv),
200
201 SOC_SINGLE("High Pass Filter Switch", WM8940_ADC, 8, 1, 0),
202 SOC_ENUM("High Pass Filter Mode", wm8940_filter_mode_enum),
203 SOC_SINGLE("High Pass Filter Cut Off", WM8940_ADC, 4, 7, 0),
204 SOC_SINGLE("ADC Inversion Switch", WM8940_ADC, 0, 1, 0),
205 SOC_SINGLE("DAC Inversion Switch", WM8940_DAC, 0, 1, 0),
206 SOC_SINGLE("DAC Auto Mute Switch", WM8940_DAC, 2, 1, 0),
207 SOC_SINGLE("ZC Timeout Clock Switch", WM8940_ADDCNTRL, 0, 1, 0),
208};
209
210static const struct snd_kcontrol_new wm8940_speaker_mixer_controls[] = {
211 SOC_DAPM_SINGLE("Line Bypass Switch", WM8940_SPKMIX, 1, 1, 0),
212 SOC_DAPM_SINGLE("Aux Playback Switch", WM8940_SPKMIX, 5, 1, 0),
213 SOC_DAPM_SINGLE("PCM Playback Switch", WM8940_SPKMIX, 0, 1, 0),
214};
215
216static const struct snd_kcontrol_new wm8940_mono_mixer_controls[] = {
217 SOC_DAPM_SINGLE("Line Bypass Switch", WM8940_MONOMIX, 1, 1, 0),
218 SOC_DAPM_SINGLE("Aux Playback Switch", WM8940_MONOMIX, 2, 1, 0),
219 SOC_DAPM_SINGLE("PCM Playback Switch", WM8940_MONOMIX, 0, 1, 0),
220};
221
6be01cfb 222static DECLARE_TLV_DB_SCALE(wm8940_boost_vol_tlv, -1500, 300, 1);
0b5e92c5
JC
223static const struct snd_kcontrol_new wm8940_input_boost_controls[] = {
224 SOC_DAPM_SINGLE("Mic PGA Switch", WM8940_PGAGAIN, 6, 1, 1),
225 SOC_DAPM_SINGLE_TLV("Aux Volume", WM8940_ADCBOOST,
226 0, 7, 0, wm8940_boost_vol_tlv),
227 SOC_DAPM_SINGLE_TLV("Mic Volume", WM8940_ADCBOOST,
228 4, 7, 0, wm8940_boost_vol_tlv),
229};
230
231static const struct snd_kcontrol_new wm8940_micpga_controls[] = {
232 SOC_DAPM_SINGLE("AUX Switch", WM8940_INPUTCTL, 2, 1, 0),
233 SOC_DAPM_SINGLE("MICP Switch", WM8940_INPUTCTL, 0, 1, 0),
234 SOC_DAPM_SINGLE("MICN Switch", WM8940_INPUTCTL, 1, 1, 0),
235};
236
237static const struct snd_soc_dapm_widget wm8940_dapm_widgets[] = {
238 SND_SOC_DAPM_MIXER("Speaker Mixer", WM8940_POWER3, 2, 0,
239 &wm8940_speaker_mixer_controls[0],
240 ARRAY_SIZE(wm8940_speaker_mixer_controls)),
241 SND_SOC_DAPM_MIXER("Mono Mixer", WM8940_POWER3, 3, 0,
242 &wm8940_mono_mixer_controls[0],
243 ARRAY_SIZE(wm8940_mono_mixer_controls)),
244 SND_SOC_DAPM_DAC("DAC", "HiFi Playback", WM8940_POWER3, 0, 0),
245
246 SND_SOC_DAPM_PGA("SpkN Out", WM8940_POWER3, 5, 0, NULL, 0),
247 SND_SOC_DAPM_PGA("SpkP Out", WM8940_POWER3, 6, 0, NULL, 0),
248 SND_SOC_DAPM_PGA("Mono Out", WM8940_POWER3, 7, 0, NULL, 0),
249 SND_SOC_DAPM_OUTPUT("MONOOUT"),
250 SND_SOC_DAPM_OUTPUT("SPKOUTP"),
251 SND_SOC_DAPM_OUTPUT("SPKOUTN"),
252
253 SND_SOC_DAPM_PGA("Aux Input", WM8940_POWER1, 6, 0, NULL, 0),
254 SND_SOC_DAPM_ADC("ADC", "HiFi Capture", WM8940_POWER2, 0, 0),
255 SND_SOC_DAPM_MIXER("Mic PGA", WM8940_POWER2, 2, 0,
256 &wm8940_micpga_controls[0],
257 ARRAY_SIZE(wm8940_micpga_controls)),
258 SND_SOC_DAPM_MIXER("Boost Mixer", WM8940_POWER2, 4, 0,
259 &wm8940_input_boost_controls[0],
260 ARRAY_SIZE(wm8940_input_boost_controls)),
261 SND_SOC_DAPM_MICBIAS("Mic Bias", WM8940_POWER1, 4, 0),
262
263 SND_SOC_DAPM_INPUT("MICN"),
264 SND_SOC_DAPM_INPUT("MICP"),
265 SND_SOC_DAPM_INPUT("AUX"),
266};
267
268static const struct snd_soc_dapm_route audio_map[] = {
269 /* Mono output mixer */
270 {"Mono Mixer", "PCM Playback Switch", "DAC"},
271 {"Mono Mixer", "Aux Playback Switch", "Aux Input"},
272 {"Mono Mixer", "Line Bypass Switch", "Boost Mixer"},
273
274 /* Speaker output mixer */
275 {"Speaker Mixer", "PCM Playback Switch", "DAC"},
276 {"Speaker Mixer", "Aux Playback Switch", "Aux Input"},
277 {"Speaker Mixer", "Line Bypass Switch", "Boost Mixer"},
278
279 /* Outputs */
280 {"Mono Out", NULL, "Mono Mixer"},
281 {"MONOOUT", NULL, "Mono Out"},
282 {"SpkN Out", NULL, "Speaker Mixer"},
283 {"SpkP Out", NULL, "Speaker Mixer"},
284 {"SPKOUTN", NULL, "SpkN Out"},
285 {"SPKOUTP", NULL, "SpkP Out"},
286
287 /* Microphone PGA */
288 {"Mic PGA", "MICN Switch", "MICN"},
289 {"Mic PGA", "MICP Switch", "MICP"},
290 {"Mic PGA", "AUX Switch", "AUX"},
291
292 /* Boost Mixer */
293 {"Boost Mixer", "Mic PGA Switch", "Mic PGA"},
294 {"Boost Mixer", "Mic Volume", "MICP"},
295 {"Boost Mixer", "Aux Volume", "Aux Input"},
296
297 {"ADC", NULL, "Boost Mixer"},
298};
299
300static int wm8940_add_widgets(struct snd_soc_codec *codec)
301{
ce6120cc 302 struct snd_soc_dapm_context *dapm = &codec->dapm;
0b5e92c5
JC
303 int ret;
304
ce6120cc 305 ret = snd_soc_dapm_new_controls(dapm, wm8940_dapm_widgets,
0b5e92c5
JC
306 ARRAY_SIZE(wm8940_dapm_widgets));
307 if (ret)
308 goto error_ret;
ce6120cc 309 ret = snd_soc_dapm_add_routes(dapm, audio_map, ARRAY_SIZE(audio_map));
0b5e92c5
JC
310
311error_ret:
312 return ret;
313}
314
8d50e447 315#define wm8940_reset(c) snd_soc_write(c, WM8940_SOFTRESET, 0);
0b5e92c5
JC
316
317static int wm8940_set_dai_fmt(struct snd_soc_dai *codec_dai,
318 unsigned int fmt)
319{
320 struct snd_soc_codec *codec = codec_dai->codec;
8d50e447
MB
321 u16 iface = snd_soc_read(codec, WM8940_IFACE) & 0xFE67;
322 u16 clk = snd_soc_read(codec, WM8940_CLOCK) & 0x1fe;
0b5e92c5
JC
323
324 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
325 case SND_SOC_DAIFMT_CBM_CFM:
326 clk |= 1;
327 break;
328 case SND_SOC_DAIFMT_CBS_CFS:
329 break;
330 default:
331 return -EINVAL;
332 }
8d50e447 333 snd_soc_write(codec, WM8940_CLOCK, clk);
0b5e92c5
JC
334
335 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
336 case SND_SOC_DAIFMT_I2S:
337 iface |= (2 << 3);
338 break;
339 case SND_SOC_DAIFMT_LEFT_J:
340 iface |= (1 << 3);
341 break;
342 case SND_SOC_DAIFMT_RIGHT_J:
343 break;
344 case SND_SOC_DAIFMT_DSP_A:
345 iface |= (3 << 3);
346 break;
347 case SND_SOC_DAIFMT_DSP_B:
348 iface |= (3 << 3) | (1 << 7);
349 break;
350 }
351
352 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
353 case SND_SOC_DAIFMT_NB_NF:
354 break;
355 case SND_SOC_DAIFMT_NB_IF:
356 iface |= (1 << 7);
357 break;
358 case SND_SOC_DAIFMT_IB_NF:
359 iface |= (1 << 8);
360 break;
361 case SND_SOC_DAIFMT_IB_IF:
362 iface |= (1 << 8) | (1 << 7);
363 break;
364 }
365
8d50e447 366 snd_soc_write(codec, WM8940_IFACE, iface);
0b5e92c5
JC
367
368 return 0;
369}
370
371static int wm8940_i2s_hw_params(struct snd_pcm_substream *substream,
372 struct snd_pcm_hw_params *params,
373 struct snd_soc_dai *dai)
374{
375 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 376 struct snd_soc_codec *codec = rtd->codec;
8d50e447
MB
377 u16 iface = snd_soc_read(codec, WM8940_IFACE) & 0xFD9F;
378 u16 addcntrl = snd_soc_read(codec, WM8940_ADDCNTRL) & 0xFFF1;
379 u16 companding = snd_soc_read(codec,
0b5e92c5
JC
380 WM8940_COMPANDINGCTL) & 0xFFDF;
381 int ret;
382
383 /* LoutR control */
384 if (substream->stream == SNDRV_PCM_STREAM_CAPTURE
385 && params_channels(params) == 2)
386 iface |= (1 << 9);
387
388 switch (params_rate(params)) {
b3172f22 389 case 8000:
0b5e92c5
JC
390 addcntrl |= (0x5 << 1);
391 break;
b3172f22 392 case 11025:
0b5e92c5
JC
393 addcntrl |= (0x4 << 1);
394 break;
b3172f22 395 case 16000:
0b5e92c5
JC
396 addcntrl |= (0x3 << 1);
397 break;
b3172f22 398 case 22050:
0b5e92c5
JC
399 addcntrl |= (0x2 << 1);
400 break;
b3172f22 401 case 32000:
0b5e92c5
JC
402 addcntrl |= (0x1 << 1);
403 break;
b3172f22
GL
404 case 44100:
405 case 48000:
0b5e92c5
JC
406 break;
407 }
8d50e447 408 ret = snd_soc_write(codec, WM8940_ADDCNTRL, addcntrl);
0b5e92c5
JC
409 if (ret)
410 goto error_ret;
411
412 switch (params_format(params)) {
413 case SNDRV_PCM_FORMAT_S8:
414 companding = companding | (1 << 5);
415 break;
416 case SNDRV_PCM_FORMAT_S16_LE:
417 break;
418 case SNDRV_PCM_FORMAT_S20_3LE:
419 iface |= (1 << 5);
420 break;
421 case SNDRV_PCM_FORMAT_S24_LE:
422 iface |= (2 << 5);
423 break;
424 case SNDRV_PCM_FORMAT_S32_LE:
425 iface |= (3 << 5);
426 break;
427 }
8d50e447 428 ret = snd_soc_write(codec, WM8940_COMPANDINGCTL, companding);
0b5e92c5
JC
429 if (ret)
430 goto error_ret;
8d50e447 431 ret = snd_soc_write(codec, WM8940_IFACE, iface);
0b5e92c5
JC
432
433error_ret:
434 return ret;
435}
436
437static int wm8940_mute(struct snd_soc_dai *dai, int mute)
438{
439 struct snd_soc_codec *codec = dai->codec;
8d50e447 440 u16 mute_reg = snd_soc_read(codec, WM8940_DAC) & 0xffbf;
0b5e92c5
JC
441
442 if (mute)
443 mute_reg |= 0x40;
444
8d50e447 445 return snd_soc_write(codec, WM8940_DAC, mute_reg);
0b5e92c5
JC
446}
447
448static int wm8940_set_bias_level(struct snd_soc_codec *codec,
449 enum snd_soc_bias_level level)
450{
451 u16 val;
8d50e447 452 u16 pwr_reg = snd_soc_read(codec, WM8940_POWER1) & 0x1F0;
0b5e92c5
JC
453 int ret = 0;
454
455 switch (level) {
456 case SND_SOC_BIAS_ON:
457 /* ensure bufioen and biasen */
458 pwr_reg |= (1 << 2) | (1 << 3);
459 /* Enable thermal shutdown */
8d50e447
MB
460 val = snd_soc_read(codec, WM8940_OUTPUTCTL);
461 ret = snd_soc_write(codec, WM8940_OUTPUTCTL, val | 0x2);
0b5e92c5
JC
462 if (ret)
463 break;
464 /* set vmid to 75k */
8d50e447 465 ret = snd_soc_write(codec, WM8940_POWER1, pwr_reg | 0x1);
0b5e92c5
JC
466 break;
467 case SND_SOC_BIAS_PREPARE:
468 /* ensure bufioen and biasen */
469 pwr_reg |= (1 << 2) | (1 << 3);
8d50e447 470 ret = snd_soc_write(codec, WM8940_POWER1, pwr_reg | 0x1);
0b5e92c5
JC
471 break;
472 case SND_SOC_BIAS_STANDBY:
788b6e8e
AL
473 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
474 ret = snd_soc_cache_sync(codec);
475 if (ret < 0) {
476 dev_err(codec->dev, "Failed to sync cache: %d\n", ret);
477 return ret;
478 }
479 }
480
0b5e92c5
JC
481 /* ensure bufioen and biasen */
482 pwr_reg |= (1 << 2) | (1 << 3);
483 /* set vmid to 300k for standby */
8d50e447 484 ret = snd_soc_write(codec, WM8940_POWER1, pwr_reg | 0x2);
0b5e92c5
JC
485 break;
486 case SND_SOC_BIAS_OFF:
8d50e447 487 ret = snd_soc_write(codec, WM8940_POWER1, pwr_reg);
0b5e92c5
JC
488 break;
489 }
490
491 return ret;
492}
493
494struct pll_ {
495 unsigned int pre_scale:2;
496 unsigned int n:4;
497 unsigned int k;
498};
499
500static struct pll_ pll_div;
501
502/* The size in bits of the pll divide multiplied by 10
503 * to allow rounding later */
504#define FIXED_PLL_SIZE ((1 << 24) * 10)
505static void pll_factors(unsigned int target, unsigned int source)
506{
507 unsigned long long Kpart;
508 unsigned int K, Ndiv, Nmod;
509 /* The left shift ist to avoid accuracy loss when right shifting */
510 Ndiv = target / source;
511
512 if (Ndiv > 12) {
513 source <<= 1;
514 /* Multiply by 2 */
515 pll_div.pre_scale = 0;
516 Ndiv = target / source;
517 } else if (Ndiv < 3) {
518 source >>= 2;
519 /* Divide by 4 */
520 pll_div.pre_scale = 3;
521 Ndiv = target / source;
522 } else if (Ndiv < 6) {
523 source >>= 1;
524 /* divide by 2 */
525 pll_div.pre_scale = 2;
526 Ndiv = target / source;
527 } else
528 pll_div.pre_scale = 1;
529
530 if ((Ndiv < 6) || (Ndiv > 12))
531 printk(KERN_WARNING
532 "WM8940 N value %d outwith recommended range!d\n",
533 Ndiv);
534
535 pll_div.n = Ndiv;
536 Nmod = target % source;
537 Kpart = FIXED_PLL_SIZE * (long long)Nmod;
538
539 do_div(Kpart, source);
540
541 K = Kpart & 0xFFFFFFFF;
542
543 /* Check if we need to round */
544 if ((K % 10) >= 5)
545 K += 5;
546
547 /* Move down to proper range now rounding is done */
548 K /= 10;
549
550 pll_div.k = K;
551}
552
553/* Untested at the moment */
85488037
MB
554static int wm8940_set_dai_pll(struct snd_soc_dai *codec_dai, int pll_id,
555 int source, unsigned int freq_in, unsigned int freq_out)
0b5e92c5
JC
556{
557 struct snd_soc_codec *codec = codec_dai->codec;
558 u16 reg;
559
560 /* Turn off PLL */
8d50e447
MB
561 reg = snd_soc_read(codec, WM8940_POWER1);
562 snd_soc_write(codec, WM8940_POWER1, reg & 0x1df);
0b5e92c5
JC
563
564 if (freq_in == 0 || freq_out == 0) {
565 /* Clock CODEC directly from MCLK */
8d50e447
MB
566 reg = snd_soc_read(codec, WM8940_CLOCK);
567 snd_soc_write(codec, WM8940_CLOCK, reg & 0x0ff);
0b5e92c5 568 /* Pll power down */
8d50e447 569 snd_soc_write(codec, WM8940_PLLN, (1 << 7));
0b5e92c5
JC
570 return 0;
571 }
572
573 /* Pll is followed by a frequency divide by 4 */
574 pll_factors(freq_out*4, freq_in);
575 if (pll_div.k)
8d50e447 576 snd_soc_write(codec, WM8940_PLLN,
0b5e92c5
JC
577 (pll_div.pre_scale << 4) | pll_div.n | (1 << 6));
578 else /* No factional component */
8d50e447 579 snd_soc_write(codec, WM8940_PLLN,
0b5e92c5 580 (pll_div.pre_scale << 4) | pll_div.n);
8d50e447
MB
581 snd_soc_write(codec, WM8940_PLLK1, pll_div.k >> 18);
582 snd_soc_write(codec, WM8940_PLLK2, (pll_div.k >> 9) & 0x1ff);
583 snd_soc_write(codec, WM8940_PLLK3, pll_div.k & 0x1ff);
0b5e92c5 584 /* Enable the PLL */
8d50e447
MB
585 reg = snd_soc_read(codec, WM8940_POWER1);
586 snd_soc_write(codec, WM8940_POWER1, reg | 0x020);
0b5e92c5
JC
587
588 /* Run CODEC from PLL instead of MCLK */
8d50e447
MB
589 reg = snd_soc_read(codec, WM8940_CLOCK);
590 snd_soc_write(codec, WM8940_CLOCK, reg | 0x100);
0b5e92c5
JC
591
592 return 0;
593}
594
595static int wm8940_set_dai_sysclk(struct snd_soc_dai *codec_dai,
596 int clk_id, unsigned int freq, int dir)
597{
598 struct snd_soc_codec *codec = codec_dai->codec;
b2c812e2 599 struct wm8940_priv *wm8940 = snd_soc_codec_get_drvdata(codec);
0b5e92c5
JC
600
601 switch (freq) {
602 case 11289600:
603 case 12000000:
604 case 12288000:
605 case 16934400:
606 case 18432000:
607 wm8940->sysclk = freq;
608 return 0;
609 }
610 return -EINVAL;
611}
612
613static int wm8940_set_dai_clkdiv(struct snd_soc_dai *codec_dai,
614 int div_id, int div)
615{
616 struct snd_soc_codec *codec = codec_dai->codec;
617 u16 reg;
618 int ret = 0;
619
620 switch (div_id) {
621 case WM8940_BCLKDIV:
bdb527e9 622 reg = snd_soc_read(codec, WM8940_CLOCK) & 0xFEF3;
8d50e447 623 ret = snd_soc_write(codec, WM8940_CLOCK, reg | (div << 2));
0b5e92c5
JC
624 break;
625 case WM8940_MCLKDIV:
8d50e447
MB
626 reg = snd_soc_read(codec, WM8940_CLOCK) & 0xFF1F;
627 ret = snd_soc_write(codec, WM8940_CLOCK, reg | (div << 5));
0b5e92c5
JC
628 break;
629 case WM8940_OPCLKDIV:
49fa4d9b
AL
630 reg = snd_soc_read(codec, WM8940_GPIO) & 0xFFCF;
631 ret = snd_soc_write(codec, WM8940_GPIO, reg | (div << 4));
0b5e92c5
JC
632 break;
633 }
634 return ret;
635}
636
637#define WM8940_RATES SNDRV_PCM_RATE_8000_48000
638
639#define WM8940_FORMATS (SNDRV_PCM_FMTBIT_S8 | \
640 SNDRV_PCM_FMTBIT_S16_LE | \
641 SNDRV_PCM_FMTBIT_S20_3LE | \
642 SNDRV_PCM_FMTBIT_S24_LE | \
643 SNDRV_PCM_FMTBIT_S32_LE)
644
645static struct snd_soc_dai_ops wm8940_dai_ops = {
646 .hw_params = wm8940_i2s_hw_params,
647 .set_sysclk = wm8940_set_dai_sysclk,
648 .digital_mute = wm8940_mute,
649 .set_fmt = wm8940_set_dai_fmt,
650 .set_clkdiv = wm8940_set_dai_clkdiv,
651 .set_pll = wm8940_set_dai_pll,
652};
653
f0fba2ad
LG
654static struct snd_soc_dai_driver wm8940_dai = {
655 .name = "wm8940-hifi",
0b5e92c5
JC
656 .playback = {
657 .stream_name = "Playback",
658 .channels_min = 1,
659 .channels_max = 2,
660 .rates = WM8940_RATES,
661 .formats = WM8940_FORMATS,
662 },
663 .capture = {
664 .stream_name = "Capture",
665 .channels_min = 1,
666 .channels_max = 2,
667 .rates = WM8940_RATES,
668 .formats = WM8940_FORMATS,
669 },
670 .ops = &wm8940_dai_ops,
671 .symmetric_rates = 1,
672};
0b5e92c5 673
f0fba2ad 674static int wm8940_suspend(struct snd_soc_codec *codec, pm_message_t state)
0b5e92c5 675{
0b5e92c5
JC
676 return wm8940_set_bias_level(codec, SND_SOC_BIAS_OFF);
677}
678
f0fba2ad 679static int wm8940_resume(struct snd_soc_codec *codec)
0b5e92c5 680{
788b6e8e
AL
681 wm8940_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
682 return 0;
0b5e92c5
JC
683}
684
f0fba2ad 685static int wm8940_probe(struct snd_soc_codec *codec)
0b5e92c5 686{
f0fba2ad
LG
687 struct wm8940_priv *wm8940 = snd_soc_codec_get_drvdata(codec);
688 struct wm8940_setup_data *pdata = codec->dev->platform_data;
0b5e92c5
JC
689 int ret;
690 u16 reg;
0b5e92c5 691
f0fba2ad 692 ret = snd_soc_codec_set_cache_io(codec, 8, 16, wm8940->control_type);
e655a435 693 if (ret < 0) {
8d50e447
MB
694 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
695 return ret;
696 }
697
0b5e92c5
JC
698 ret = wm8940_reset(codec);
699 if (ret < 0) {
700 dev_err(codec->dev, "Failed to issue reset\n");
701 return ret;
702 }
703
0b5e92c5
JC
704 wm8940_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
705
8d50e447 706 ret = snd_soc_write(codec, WM8940_POWER1, 0x180);
0b5e92c5
JC
707 if (ret < 0)
708 return ret;
709
710 if (!pdata)
711 dev_warn(codec->dev, "No platform data supplied\n");
712 else {
8d50e447
MB
713 reg = snd_soc_read(codec, WM8940_OUTPUTCTL);
714 ret = snd_soc_write(codec, WM8940_OUTPUTCTL, reg | pdata->vroi);
0b5e92c5
JC
715 if (ret < 0)
716 return ret;
717 }
718
f0fba2ad
LG
719 ret = snd_soc_add_controls(codec, wm8940_snd_controls,
720 ARRAY_SIZE(wm8940_snd_controls));
721 if (ret)
0b5e92c5 722 return ret;
f0fba2ad 723 ret = wm8940_add_widgets(codec);
f0fba2ad 724 return ret;
0b5e92c5
JC
725}
726
f0fba2ad 727static int wm8940_remove(struct snd_soc_codec *codec)
0b5e92c5 728{
f0fba2ad
LG
729 wm8940_set_bias_level(codec, SND_SOC_BIAS_OFF);
730 return 0;
0b5e92c5
JC
731}
732
f0fba2ad
LG
733static struct snd_soc_codec_driver soc_codec_dev_wm8940 = {
734 .probe = wm8940_probe,
735 .remove = wm8940_remove,
736 .suspend = wm8940_suspend,
737 .resume = wm8940_resume,
738 .set_bias_level = wm8940_set_bias_level,
e5eec34c 739 .reg_cache_size = ARRAY_SIZE(wm8940_reg_defaults),
f0fba2ad
LG
740 .reg_word_size = sizeof(u16),
741 .reg_cache_default = wm8940_reg_defaults,
788b6e8e 742 .volatile_register = wm8940_volatile_register,
f0fba2ad
LG
743};
744
745#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
746static __devinit int wm8940_i2c_probe(struct i2c_client *i2c,
747 const struct i2c_device_id *id)
0b5e92c5
JC
748{
749 struct wm8940_priv *wm8940;
f0fba2ad 750 int ret;
0b5e92c5 751
f0fba2ad 752 wm8940 = kzalloc(sizeof(struct wm8940_priv), GFP_KERNEL);
0b5e92c5
JC
753 if (wm8940 == NULL)
754 return -ENOMEM;
755
0b5e92c5 756 i2c_set_clientdata(i2c, wm8940);
7f984b55 757 wm8940->control_type = SND_SOC_I2C;
0b5e92c5 758
f0fba2ad
LG
759 ret = snd_soc_register_codec(&i2c->dev,
760 &soc_codec_dev_wm8940, &wm8940_dai, 1);
db1e18de
AL
761 if (ret < 0)
762 kfree(wm8940);
db1e18de 763 return ret;
0b5e92c5
JC
764}
765
f0fba2ad 766static __devexit int wm8940_i2c_remove(struct i2c_client *client)
0b5e92c5 767{
f0fba2ad
LG
768 snd_soc_unregister_codec(&client->dev);
769 kfree(i2c_get_clientdata(client));
0b5e92c5
JC
770 return 0;
771}
772
773static const struct i2c_device_id wm8940_i2c_id[] = {
774 { "wm8940", 0 },
775 { }
776};
777MODULE_DEVICE_TABLE(i2c, wm8940_i2c_id);
778
779static struct i2c_driver wm8940_i2c_driver = {
780 .driver = {
f0fba2ad 781 .name = "wm8940-codec",
0b5e92c5
JC
782 .owner = THIS_MODULE,
783 },
f0fba2ad
LG
784 .probe = wm8940_i2c_probe,
785 .remove = __devexit_p(wm8940_i2c_remove),
0b5e92c5
JC
786 .id_table = wm8940_i2c_id,
787};
f0fba2ad 788#endif
0b5e92c5
JC
789
790static int __init wm8940_modinit(void)
791{
f0fba2ad
LG
792 int ret = 0;
793#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
0b5e92c5 794 ret = i2c_add_driver(&wm8940_i2c_driver);
f0fba2ad
LG
795 if (ret != 0) {
796 printk(KERN_ERR "Failed to register wm8940 I2C driver: %d\n",
0b5e92c5 797 ret);
f0fba2ad
LG
798 }
799#endif
0b5e92c5
JC
800 return ret;
801}
802module_init(wm8940_modinit);
803
804static void __exit wm8940_exit(void)
805{
f0fba2ad 806#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
0b5e92c5 807 i2c_del_driver(&wm8940_i2c_driver);
f0fba2ad 808#endif
0b5e92c5
JC
809}
810module_exit(wm8940_exit);
811
812MODULE_DESCRIPTION("ASoC WM8940 driver");
813MODULE_AUTHOR("Jonathan Cameron");
814MODULE_LICENSE("GPL");
This page took 0.146328 seconds and 5 git commands to generate.