Commit | Line | Data |
---|---|---|
b35a28af MB |
1 | /* |
2 | * wm8955.c -- WM8955 ALSA SoC Audio driver | |
3 | * | |
4 | * Copyright 2009 Wolfson Microelectronics plc | |
5 | * | |
6 | * Author: Mark Brown <broonie@opensource.wolfsonmicro.com> | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
13 | #include <linux/module.h> | |
14 | #include <linux/moduleparam.h> | |
15 | #include <linux/init.h> | |
16 | #include <linux/delay.h> | |
17 | #include <linux/pm.h> | |
18 | #include <linux/i2c.h> | |
19 | #include <linux/platform_device.h> | |
20 | #include <linux/regulator/consumer.h> | |
5a0e3ad6 | 21 | #include <linux/slab.h> |
b35a28af MB |
22 | #include <sound/core.h> |
23 | #include <sound/pcm.h> | |
24 | #include <sound/pcm_params.h> | |
25 | #include <sound/soc.h> | |
b35a28af MB |
26 | #include <sound/initval.h> |
27 | #include <sound/tlv.h> | |
28 | #include <sound/wm8955.h> | |
29 | ||
30 | #include "wm8955.h" | |
31 | ||
b35a28af MB |
32 | #define WM8955_NUM_SUPPLIES 4 |
33 | static const char *wm8955_supply_names[WM8955_NUM_SUPPLIES] = { | |
34 | "DCVDD", | |
35 | "DBVDD", | |
36 | "HPVDD", | |
37 | "AVDD", | |
38 | }; | |
39 | ||
40 | /* codec private data */ | |
41 | struct wm8955_priv { | |
f0fba2ad | 42 | enum snd_soc_control_type control_type; |
f0fba2ad | 43 | |
b35a28af MB |
44 | u16 reg_cache[WM8955_MAX_REGISTER + 1]; |
45 | ||
46 | unsigned int mclk_rate; | |
47 | ||
48 | int deemph; | |
49 | int fs; | |
50 | ||
51 | struct regulator_bulk_data supplies[WM8955_NUM_SUPPLIES]; | |
b35a28af MB |
52 | }; |
53 | ||
54 | static const u16 wm8955_reg[WM8955_MAX_REGISTER + 1] = { | |
55 | 0x0000, /* R0 */ | |
56 | 0x0000, /* R1 */ | |
57 | 0x0079, /* R2 - LOUT1 volume */ | |
58 | 0x0079, /* R3 - ROUT1 volume */ | |
59 | 0x0000, /* R4 */ | |
60 | 0x0008, /* R5 - DAC Control */ | |
61 | 0x0000, /* R6 */ | |
62 | 0x000A, /* R7 - Audio Interface */ | |
63 | 0x0000, /* R8 - Sample Rate */ | |
64 | 0x0000, /* R9 */ | |
65 | 0x00FF, /* R10 - Left DAC volume */ | |
66 | 0x00FF, /* R11 - Right DAC volume */ | |
67 | 0x000F, /* R12 - Bass control */ | |
68 | 0x000F, /* R13 - Treble control */ | |
69 | 0x0000, /* R14 */ | |
70 | 0x0000, /* R15 - Reset */ | |
71 | 0x0000, /* R16 */ | |
72 | 0x0000, /* R17 */ | |
73 | 0x0000, /* R18 */ | |
74 | 0x0000, /* R19 */ | |
75 | 0x0000, /* R20 */ | |
76 | 0x0000, /* R21 */ | |
77 | 0x0000, /* R22 */ | |
78 | 0x00C1, /* R23 - Additional control (1) */ | |
79 | 0x0000, /* R24 - Additional control (2) */ | |
80 | 0x0000, /* R25 - Power Management (1) */ | |
81 | 0x0000, /* R26 - Power Management (2) */ | |
82 | 0x0000, /* R27 - Additional Control (3) */ | |
83 | 0x0000, /* R28 */ | |
84 | 0x0000, /* R29 */ | |
85 | 0x0000, /* R30 */ | |
86 | 0x0000, /* R31 */ | |
87 | 0x0000, /* R32 */ | |
88 | 0x0000, /* R33 */ | |
89 | 0x0050, /* R34 - Left out Mix (1) */ | |
90 | 0x0050, /* R35 - Left out Mix (2) */ | |
91 | 0x0050, /* R36 - Right out Mix (1) */ | |
92 | 0x0050, /* R37 - Right Out Mix (2) */ | |
93 | 0x0050, /* R38 - Mono out Mix (1) */ | |
94 | 0x0050, /* R39 - Mono out Mix (2) */ | |
95 | 0x0079, /* R40 - LOUT2 volume */ | |
96 | 0x0079, /* R41 - ROUT2 volume */ | |
97 | 0x0079, /* R42 - MONOOUT volume */ | |
98 | 0x0000, /* R43 - Clocking / PLL */ | |
99 | 0x0103, /* R44 - PLL Control 1 */ | |
100 | 0x0024, /* R45 - PLL Control 2 */ | |
101 | 0x01BA, /* R46 - PLL Control 3 */ | |
102 | 0x0000, /* R47 */ | |
103 | 0x0000, /* R48 */ | |
104 | 0x0000, /* R49 */ | |
105 | 0x0000, /* R50 */ | |
106 | 0x0000, /* R51 */ | |
107 | 0x0000, /* R52 */ | |
108 | 0x0000, /* R53 */ | |
109 | 0x0000, /* R54 */ | |
110 | 0x0000, /* R55 */ | |
111 | 0x0000, /* R56 */ | |
112 | 0x0000, /* R57 */ | |
113 | 0x0000, /* R58 */ | |
114 | 0x0000, /* R59 - PLL Control 4 */ | |
115 | }; | |
116 | ||
117 | static int wm8955_reset(struct snd_soc_codec *codec) | |
118 | { | |
119 | return snd_soc_write(codec, WM8955_RESET, 0); | |
120 | } | |
121 | ||
122 | struct pll_factors { | |
123 | int n; | |
124 | int k; | |
125 | int outdiv; | |
126 | }; | |
127 | ||
128 | /* The size in bits of the FLL divide multiplied by 10 | |
129 | * to allow rounding later */ | |
130 | #define FIXED_FLL_SIZE ((1 << 22) * 10) | |
131 | ||
132 | static int wm8995_pll_factors(struct device *dev, | |
133 | int Fref, int Fout, struct pll_factors *pll) | |
134 | { | |
135 | u64 Kpart; | |
136 | unsigned int K, Ndiv, Nmod, target; | |
137 | ||
138 | dev_dbg(dev, "Fref=%u Fout=%u\n", Fref, Fout); | |
139 | ||
140 | /* The oscilator should run at should be 90-100MHz, and | |
141 | * there's a divide by 4 plus an optional divide by 2 in the | |
142 | * output path to generate the system clock. The clock table | |
143 | * is sortd so we should always generate a suitable target. */ | |
144 | target = Fout * 4; | |
145 | if (target < 90000000) { | |
146 | pll->outdiv = 1; | |
147 | target *= 2; | |
148 | } else { | |
149 | pll->outdiv = 0; | |
150 | } | |
151 | ||
152 | WARN_ON(target < 90000000 || target > 100000000); | |
153 | ||
154 | dev_dbg(dev, "Fvco=%dHz\n", target); | |
155 | ||
156 | /* Now, calculate N.K */ | |
157 | Ndiv = target / Fref; | |
158 | ||
159 | pll->n = Ndiv; | |
160 | Nmod = target % Fref; | |
161 | dev_dbg(dev, "Nmod=%d\n", Nmod); | |
162 | ||
163 | /* Calculate fractional part - scale up so we can round. */ | |
164 | Kpart = FIXED_FLL_SIZE * (long long)Nmod; | |
165 | ||
166 | do_div(Kpart, Fref); | |
167 | ||
168 | K = Kpart & 0xFFFFFFFF; | |
169 | ||
170 | if ((K % 10) >= 5) | |
171 | K += 5; | |
172 | ||
173 | /* Move down to proper range now rounding is done */ | |
174 | pll->k = K / 10; | |
175 | ||
176 | dev_dbg(dev, "N=%x K=%x OUTDIV=%x\n", pll->n, pll->k, pll->outdiv); | |
177 | ||
178 | return 0; | |
179 | } | |
180 | ||
181 | /* Lookup table specifiying SRATE (table 25 in datasheet); some of the | |
182 | * output frequencies have been rounded to the standard frequencies | |
183 | * they are intended to match where the error is slight. */ | |
184 | static struct { | |
185 | int mclk; | |
186 | int fs; | |
187 | int usb; | |
188 | int sr; | |
189 | } clock_cfgs[] = { | |
190 | { 18432000, 8000, 0, 3, }, | |
191 | { 18432000, 12000, 0, 9, }, | |
192 | { 18432000, 16000, 0, 11, }, | |
193 | { 18432000, 24000, 0, 29, }, | |
194 | { 18432000, 32000, 0, 13, }, | |
195 | { 18432000, 48000, 0, 1, }, | |
196 | { 18432000, 96000, 0, 15, }, | |
197 | ||
198 | { 16934400, 8018, 0, 19, }, | |
199 | { 16934400, 11025, 0, 25, }, | |
200 | { 16934400, 22050, 0, 27, }, | |
201 | { 16934400, 44100, 0, 17, }, | |
202 | { 16934400, 88200, 0, 31, }, | |
203 | ||
204 | { 12000000, 8000, 1, 2, }, | |
205 | { 12000000, 11025, 1, 25, }, | |
206 | { 12000000, 12000, 1, 8, }, | |
207 | { 12000000, 16000, 1, 10, }, | |
208 | { 12000000, 22050, 1, 27, }, | |
209 | { 12000000, 24000, 1, 28, }, | |
210 | { 12000000, 32000, 1, 12, }, | |
211 | { 12000000, 44100, 1, 17, }, | |
212 | { 12000000, 48000, 1, 0, }, | |
213 | { 12000000, 88200, 1, 31, }, | |
214 | { 12000000, 96000, 1, 14, }, | |
215 | ||
216 | { 12288000, 8000, 0, 2, }, | |
217 | { 12288000, 12000, 0, 8, }, | |
218 | { 12288000, 16000, 0, 10, }, | |
219 | { 12288000, 24000, 0, 28, }, | |
220 | { 12288000, 32000, 0, 12, }, | |
221 | { 12288000, 48000, 0, 0, }, | |
222 | { 12288000, 96000, 0, 14, }, | |
223 | ||
224 | { 12289600, 8018, 0, 18, }, | |
225 | { 12289600, 11025, 0, 24, }, | |
226 | { 12289600, 22050, 0, 26, }, | |
227 | { 11289600, 44100, 0, 16, }, | |
228 | { 11289600, 88200, 0, 31, }, | |
229 | }; | |
230 | ||
231 | static int wm8955_configure_clocking(struct snd_soc_codec *codec) | |
232 | { | |
b2c812e2 | 233 | struct wm8955_priv *wm8955 = snd_soc_codec_get_drvdata(codec); |
b35a28af MB |
234 | int i, ret, val; |
235 | int clocking = 0; | |
236 | int srate = 0; | |
237 | int sr = -1; | |
238 | struct pll_factors pll; | |
239 | ||
240 | /* If we're not running a sample rate currently just pick one */ | |
241 | if (wm8955->fs == 0) | |
242 | wm8955->fs = 8000; | |
243 | ||
244 | /* Can we generate an exact output? */ | |
245 | for (i = 0; i < ARRAY_SIZE(clock_cfgs); i++) { | |
246 | if (wm8955->fs != clock_cfgs[i].fs) | |
247 | continue; | |
248 | sr = i; | |
249 | ||
250 | if (wm8955->mclk_rate == clock_cfgs[i].mclk) | |
251 | break; | |
252 | } | |
253 | ||
254 | /* We should never get here with an unsupported sample rate */ | |
255 | if (sr == -1) { | |
256 | dev_err(codec->dev, "Sample rate %dHz unsupported\n", | |
257 | wm8955->fs); | |
258 | WARN_ON(sr == -1); | |
259 | return -EINVAL; | |
260 | } | |
261 | ||
262 | if (i == ARRAY_SIZE(clock_cfgs)) { | |
263 | /* If we can't generate the right clock from MCLK then | |
264 | * we should configure the PLL to supply us with an | |
265 | * appropriate clock. | |
266 | */ | |
267 | clocking |= WM8955_MCLKSEL; | |
268 | ||
269 | /* Use the last divider configuration we saw for the | |
270 | * sample rate. */ | |
271 | ret = wm8995_pll_factors(codec->dev, wm8955->mclk_rate, | |
272 | clock_cfgs[sr].mclk, &pll); | |
273 | if (ret != 0) { | |
274 | dev_err(codec->dev, | |
275 | "Unable to generate %dHz from %dHz MCLK\n", | |
276 | wm8955->fs, wm8955->mclk_rate); | |
277 | return -EINVAL; | |
278 | } | |
279 | ||
280 | snd_soc_update_bits(codec, WM8955_PLL_CONTROL_1, | |
281 | WM8955_N_MASK | WM8955_K_21_18_MASK, | |
282 | (pll.n << WM8955_N_SHIFT) | | |
283 | pll.k >> 18); | |
284 | snd_soc_update_bits(codec, WM8955_PLL_CONTROL_2, | |
285 | WM8955_K_17_9_MASK, | |
286 | (pll.k >> 9) & WM8955_K_17_9_MASK); | |
287 | snd_soc_update_bits(codec, WM8955_PLL_CONTROL_2, | |
288 | WM8955_K_8_0_MASK, | |
289 | pll.k & WM8955_K_8_0_MASK); | |
290 | if (pll.k) | |
291 | snd_soc_update_bits(codec, WM8955_PLL_CONTROL_4, | |
292 | WM8955_KEN, WM8955_KEN); | |
293 | else | |
294 | snd_soc_update_bits(codec, WM8955_PLL_CONTROL_4, | |
295 | WM8955_KEN, 0); | |
296 | ||
297 | if (pll.outdiv) | |
298 | val = WM8955_PLL_RB | WM8955_PLLOUTDIV2; | |
299 | else | |
300 | val = WM8955_PLL_RB; | |
301 | ||
302 | /* Now start the PLL running */ | |
303 | snd_soc_update_bits(codec, WM8955_CLOCKING_PLL, | |
304 | WM8955_PLL_RB | WM8955_PLLOUTDIV2, val); | |
305 | snd_soc_update_bits(codec, WM8955_CLOCKING_PLL, | |
306 | WM8955_PLLEN, WM8955_PLLEN); | |
307 | } | |
308 | ||
309 | srate = clock_cfgs[sr].usb | (clock_cfgs[sr].sr << WM8955_SR_SHIFT); | |
310 | ||
311 | snd_soc_update_bits(codec, WM8955_SAMPLE_RATE, | |
312 | WM8955_USB | WM8955_SR_MASK, srate); | |
313 | snd_soc_update_bits(codec, WM8955_CLOCKING_PLL, | |
314 | WM8955_MCLKSEL, clocking); | |
315 | ||
316 | return 0; | |
317 | } | |
318 | ||
319 | static int wm8955_sysclk(struct snd_soc_dapm_widget *w, | |
320 | struct snd_kcontrol *kcontrol, int event) | |
321 | { | |
322 | struct snd_soc_codec *codec = w->codec; | |
323 | int ret = 0; | |
324 | ||
325 | /* Always disable the clocks - if we're doing reconfiguration this | |
326 | * avoids misclocking. | |
327 | */ | |
328 | snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1, | |
329 | WM8955_DIGENB, 0); | |
330 | snd_soc_update_bits(codec, WM8955_CLOCKING_PLL, | |
331 | WM8955_PLL_RB | WM8955_PLLEN, 0); | |
332 | ||
333 | switch (event) { | |
334 | case SND_SOC_DAPM_POST_PMD: | |
335 | break; | |
336 | case SND_SOC_DAPM_PRE_PMU: | |
337 | ret = wm8955_configure_clocking(codec); | |
338 | break; | |
339 | default: | |
340 | ret = -EINVAL; | |
341 | break; | |
342 | } | |
343 | ||
344 | return ret; | |
345 | } | |
346 | ||
347 | static int deemph_settings[] = { 0, 32000, 44100, 48000 }; | |
348 | ||
349 | static int wm8955_set_deemph(struct snd_soc_codec *codec) | |
350 | { | |
b2c812e2 | 351 | struct wm8955_priv *wm8955 = snd_soc_codec_get_drvdata(codec); |
b35a28af MB |
352 | int val, i, best; |
353 | ||
354 | /* If we're using deemphasis select the nearest available sample | |
355 | * rate. | |
356 | */ | |
357 | if (wm8955->deemph) { | |
358 | best = 1; | |
359 | for (i = 2; i < ARRAY_SIZE(deemph_settings); i++) { | |
360 | if (abs(deemph_settings[i] - wm8955->fs) < | |
361 | abs(deemph_settings[best] - wm8955->fs)) | |
362 | best = i; | |
363 | } | |
364 | ||
365 | val = best << WM8955_DEEMPH_SHIFT; | |
366 | } else { | |
367 | val = 0; | |
368 | } | |
369 | ||
370 | dev_dbg(codec->dev, "Set deemphasis %d\n", val); | |
371 | ||
372 | return snd_soc_update_bits(codec, WM8955_DAC_CONTROL, | |
373 | WM8955_DEEMPH_MASK, val); | |
374 | } | |
375 | ||
376 | static int wm8955_get_deemph(struct snd_kcontrol *kcontrol, | |
377 | struct snd_ctl_elem_value *ucontrol) | |
378 | { | |
379 | struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol); | |
b2c812e2 | 380 | struct wm8955_priv *wm8955 = snd_soc_codec_get_drvdata(codec); |
b35a28af | 381 | |
3f343f85 DA |
382 | ucontrol->value.enumerated.item[0] = wm8955->deemph; |
383 | return 0; | |
b35a28af MB |
384 | } |
385 | ||
386 | static int wm8955_put_deemph(struct snd_kcontrol *kcontrol, | |
387 | struct snd_ctl_elem_value *ucontrol) | |
388 | { | |
389 | struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol); | |
b2c812e2 | 390 | struct wm8955_priv *wm8955 = snd_soc_codec_get_drvdata(codec); |
b35a28af MB |
391 | int deemph = ucontrol->value.enumerated.item[0]; |
392 | ||
393 | if (deemph > 1) | |
394 | return -EINVAL; | |
395 | ||
396 | wm8955->deemph = deemph; | |
397 | ||
398 | return wm8955_set_deemph(codec); | |
399 | } | |
400 | ||
401 | static const char *bass_mode_text[] = { | |
402 | "Linear", "Adaptive", | |
403 | }; | |
404 | ||
405 | static const struct soc_enum bass_mode = | |
406 | SOC_ENUM_SINGLE(WM8955_BASS_CONTROL, 7, 2, bass_mode_text); | |
407 | ||
408 | static const char *bass_cutoff_text[] = { | |
409 | "Low", "High" | |
410 | }; | |
411 | ||
412 | static const struct soc_enum bass_cutoff = | |
413 | SOC_ENUM_SINGLE(WM8955_BASS_CONTROL, 6, 2, bass_cutoff_text); | |
414 | ||
415 | static const char *treble_cutoff_text[] = { | |
416 | "High", "Low" | |
417 | }; | |
418 | ||
419 | static const struct soc_enum treble_cutoff = | |
420 | SOC_ENUM_SINGLE(WM8955_TREBLE_CONTROL, 6, 2, treble_cutoff_text); | |
421 | ||
422 | static const DECLARE_TLV_DB_SCALE(digital_tlv, -12750, 50, 1); | |
423 | static const DECLARE_TLV_DB_SCALE(atten_tlv, -600, 600, 0); | |
424 | static const DECLARE_TLV_DB_SCALE(bypass_tlv, -1500, 300, 0); | |
425 | static const DECLARE_TLV_DB_SCALE(mono_tlv, -2100, 300, 0); | |
426 | static const DECLARE_TLV_DB_SCALE(out_tlv, -12100, 100, 1); | |
427 | static const DECLARE_TLV_DB_SCALE(treble_tlv, -1200, 150, 1); | |
428 | ||
429 | static const struct snd_kcontrol_new wm8955_snd_controls[] = { | |
430 | SOC_DOUBLE_R_TLV("Digital Playback Volume", WM8955_LEFT_DAC_VOLUME, | |
431 | WM8955_RIGHT_DAC_VOLUME, 0, 255, 0, digital_tlv), | |
432 | SOC_SINGLE_TLV("Playback Attenuation Volume", WM8955_DAC_CONTROL, 7, 1, 1, | |
433 | atten_tlv), | |
434 | SOC_SINGLE_BOOL_EXT("DAC Deemphasis Switch", 0, | |
435 | wm8955_get_deemph, wm8955_put_deemph), | |
436 | ||
437 | SOC_ENUM("Bass Mode", bass_mode), | |
438 | SOC_ENUM("Bass Cutoff", bass_cutoff), | |
439 | SOC_SINGLE("Bass Volume", WM8955_BASS_CONTROL, 0, 15, 1), | |
440 | ||
441 | SOC_ENUM("Treble Cutoff", treble_cutoff), | |
442 | SOC_SINGLE_TLV("Treble Volume", WM8955_TREBLE_CONTROL, 0, 14, 1, treble_tlv), | |
443 | ||
444 | SOC_SINGLE_TLV("Left Bypass Volume", WM8955_LEFT_OUT_MIX_1, 4, 7, 1, | |
445 | bypass_tlv), | |
446 | SOC_SINGLE_TLV("Left Mono Volume", WM8955_LEFT_OUT_MIX_2, 4, 7, 1, | |
447 | bypass_tlv), | |
448 | ||
449 | SOC_SINGLE_TLV("Right Mono Volume", WM8955_RIGHT_OUT_MIX_1, 4, 7, 1, | |
450 | bypass_tlv), | |
451 | SOC_SINGLE_TLV("Right Bypass Volume", WM8955_RIGHT_OUT_MIX_2, 4, 7, 1, | |
452 | bypass_tlv), | |
453 | ||
454 | /* Not a stereo pair so they line up with the DAPM switches */ | |
455 | SOC_SINGLE_TLV("Mono Left Bypass Volume", WM8955_MONO_OUT_MIX_1, 4, 7, 1, | |
456 | mono_tlv), | |
457 | SOC_SINGLE_TLV("Mono Right Bypass Volume", WM8955_MONO_OUT_MIX_2, 4, 7, 1, | |
458 | mono_tlv), | |
459 | ||
460 | SOC_DOUBLE_R_TLV("Headphone Volume", WM8955_LOUT1_VOLUME, | |
461 | WM8955_ROUT1_VOLUME, 0, 127, 0, out_tlv), | |
462 | SOC_DOUBLE_R("Headphone ZC Switch", WM8955_LOUT1_VOLUME, | |
463 | WM8955_ROUT1_VOLUME, 7, 1, 0), | |
464 | ||
465 | SOC_DOUBLE_R_TLV("Speaker Volume", WM8955_LOUT2_VOLUME, | |
466 | WM8955_ROUT2_VOLUME, 0, 127, 0, out_tlv), | |
467 | SOC_DOUBLE_R("Speaker ZC Switch", WM8955_LOUT2_VOLUME, | |
468 | WM8955_ROUT2_VOLUME, 7, 1, 0), | |
469 | ||
470 | SOC_SINGLE_TLV("Mono Volume", WM8955_MONOOUT_VOLUME, 0, 127, 0, out_tlv), | |
471 | SOC_SINGLE("Mono ZC Switch", WM8955_MONOOUT_VOLUME, 7, 1, 0), | |
472 | }; | |
473 | ||
474 | static const struct snd_kcontrol_new lmixer[] = { | |
475 | SOC_DAPM_SINGLE("Playback Switch", WM8955_LEFT_OUT_MIX_1, 8, 1, 0), | |
476 | SOC_DAPM_SINGLE("Bypass Switch", WM8955_LEFT_OUT_MIX_1, 7, 1, 0), | |
477 | SOC_DAPM_SINGLE("Right Playback Switch", WM8955_LEFT_OUT_MIX_2, 8, 1, 0), | |
478 | SOC_DAPM_SINGLE("Mono Switch", WM8955_LEFT_OUT_MIX_2, 7, 1, 0), | |
479 | }; | |
480 | ||
481 | static const struct snd_kcontrol_new rmixer[] = { | |
482 | SOC_DAPM_SINGLE("Left Playback Switch", WM8955_RIGHT_OUT_MIX_1, 8, 1, 0), | |
483 | SOC_DAPM_SINGLE("Mono Switch", WM8955_RIGHT_OUT_MIX_1, 7, 1, 0), | |
484 | SOC_DAPM_SINGLE("Playback Switch", WM8955_RIGHT_OUT_MIX_2, 8, 1, 0), | |
485 | SOC_DAPM_SINGLE("Bypass Switch", WM8955_RIGHT_OUT_MIX_2, 7, 1, 0), | |
486 | }; | |
487 | ||
488 | static const struct snd_kcontrol_new mmixer[] = { | |
489 | SOC_DAPM_SINGLE("Left Playback Switch", WM8955_MONO_OUT_MIX_1, 8, 1, 0), | |
490 | SOC_DAPM_SINGLE("Left Bypass Switch", WM8955_MONO_OUT_MIX_1, 7, 1, 0), | |
491 | SOC_DAPM_SINGLE("Right Playback Switch", WM8955_MONO_OUT_MIX_2, 8, 1, 0), | |
492 | SOC_DAPM_SINGLE("Right Bypass Switch", WM8955_MONO_OUT_MIX_2, 7, 1, 0), | |
493 | }; | |
494 | ||
495 | static const struct snd_soc_dapm_widget wm8955_dapm_widgets[] = { | |
496 | SND_SOC_DAPM_INPUT("MONOIN-"), | |
497 | SND_SOC_DAPM_INPUT("MONOIN+"), | |
498 | SND_SOC_DAPM_INPUT("LINEINR"), | |
499 | SND_SOC_DAPM_INPUT("LINEINL"), | |
500 | ||
501 | SND_SOC_DAPM_PGA("Mono Input", SND_SOC_NOPM, 0, 0, NULL, 0), | |
502 | ||
503 | SND_SOC_DAPM_SUPPLY("SYSCLK", WM8955_POWER_MANAGEMENT_1, 0, 1, wm8955_sysclk, | |
504 | SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD), | |
505 | SND_SOC_DAPM_SUPPLY("TSDEN", WM8955_ADDITIONAL_CONTROL_1, 8, 0, NULL, 0), | |
506 | ||
507 | SND_SOC_DAPM_DAC("DACL", "Playback", WM8955_POWER_MANAGEMENT_2, 8, 0), | |
508 | SND_SOC_DAPM_DAC("DACR", "Playback", WM8955_POWER_MANAGEMENT_2, 7, 0), | |
509 | ||
510 | SND_SOC_DAPM_PGA("LOUT1 PGA", WM8955_POWER_MANAGEMENT_2, 6, 0, NULL, 0), | |
511 | SND_SOC_DAPM_PGA("ROUT1 PGA", WM8955_POWER_MANAGEMENT_2, 5, 0, NULL, 0), | |
512 | SND_SOC_DAPM_PGA("LOUT2 PGA", WM8955_POWER_MANAGEMENT_2, 4, 0, NULL, 0), | |
513 | SND_SOC_DAPM_PGA("ROUT2 PGA", WM8955_POWER_MANAGEMENT_2, 3, 0, NULL, 0), | |
514 | SND_SOC_DAPM_PGA("MOUT PGA", WM8955_POWER_MANAGEMENT_2, 2, 0, NULL, 0), | |
515 | SND_SOC_DAPM_PGA("OUT3 PGA", WM8955_POWER_MANAGEMENT_2, 1, 0, NULL, 0), | |
516 | ||
517 | /* The names are chosen to make the control names nice */ | |
518 | SND_SOC_DAPM_MIXER("Left", SND_SOC_NOPM, 0, 0, | |
519 | lmixer, ARRAY_SIZE(lmixer)), | |
520 | SND_SOC_DAPM_MIXER("Right", SND_SOC_NOPM, 0, 0, | |
521 | rmixer, ARRAY_SIZE(rmixer)), | |
522 | SND_SOC_DAPM_MIXER("Mono", SND_SOC_NOPM, 0, 0, | |
523 | mmixer, ARRAY_SIZE(mmixer)), | |
524 | ||
525 | SND_SOC_DAPM_OUTPUT("LOUT1"), | |
526 | SND_SOC_DAPM_OUTPUT("ROUT1"), | |
527 | SND_SOC_DAPM_OUTPUT("LOUT2"), | |
528 | SND_SOC_DAPM_OUTPUT("ROUT2"), | |
529 | SND_SOC_DAPM_OUTPUT("MONOOUT"), | |
530 | SND_SOC_DAPM_OUTPUT("OUT3"), | |
531 | }; | |
532 | ||
533 | static const struct snd_soc_dapm_route wm8955_intercon[] = { | |
534 | { "DACL", NULL, "SYSCLK" }, | |
535 | { "DACR", NULL, "SYSCLK" }, | |
536 | ||
537 | { "Mono Input", NULL, "MONOIN-" }, | |
538 | { "Mono Input", NULL, "MONOIN+" }, | |
539 | ||
540 | { "Left", "Playback Switch", "DACL" }, | |
541 | { "Left", "Right Playback Switch", "DACR" }, | |
542 | { "Left", "Bypass Switch", "LINEINL" }, | |
543 | { "Left", "Mono Switch", "Mono Input" }, | |
544 | ||
545 | { "Right", "Playback Switch", "DACR" }, | |
546 | { "Right", "Left Playback Switch", "DACL" }, | |
547 | { "Right", "Bypass Switch", "LINEINR" }, | |
548 | { "Right", "Mono Switch", "Mono Input" }, | |
549 | ||
550 | { "Mono", "Left Playback Switch", "DACL" }, | |
551 | { "Mono", "Right Playback Switch", "DACR" }, | |
552 | { "Mono", "Left Bypass Switch", "LINEINL" }, | |
553 | { "Mono", "Right Bypass Switch", "LINEINR" }, | |
554 | ||
555 | { "LOUT1 PGA", NULL, "Left" }, | |
556 | { "LOUT1", NULL, "TSDEN" }, | |
557 | { "LOUT1", NULL, "LOUT1 PGA" }, | |
558 | ||
559 | { "ROUT1 PGA", NULL, "Right" }, | |
560 | { "ROUT1", NULL, "TSDEN" }, | |
561 | { "ROUT1", NULL, "ROUT1 PGA" }, | |
562 | ||
563 | { "LOUT2 PGA", NULL, "Left" }, | |
564 | { "LOUT2", NULL, "TSDEN" }, | |
565 | { "LOUT2", NULL, "LOUT2 PGA" }, | |
566 | ||
567 | { "ROUT2 PGA", NULL, "Right" }, | |
568 | { "ROUT2", NULL, "TSDEN" }, | |
569 | { "ROUT2", NULL, "ROUT2 PGA" }, | |
570 | ||
571 | { "MOUT PGA", NULL, "Mono" }, | |
572 | { "MONOOUT", NULL, "MOUT PGA" }, | |
573 | ||
574 | /* OUT3 not currently implemented */ | |
575 | { "OUT3", NULL, "OUT3 PGA" }, | |
576 | }; | |
577 | ||
578 | static int wm8955_add_widgets(struct snd_soc_codec *codec) | |
579 | { | |
ce6120cc LG |
580 | struct snd_soc_dapm_context *dapm = &codec->dapm; |
581 | ||
b35a28af MB |
582 | snd_soc_add_controls(codec, wm8955_snd_controls, |
583 | ARRAY_SIZE(wm8955_snd_controls)); | |
584 | ||
ce6120cc | 585 | snd_soc_dapm_new_controls(dapm, wm8955_dapm_widgets, |
b35a28af | 586 | ARRAY_SIZE(wm8955_dapm_widgets)); |
ce6120cc | 587 | snd_soc_dapm_add_routes(dapm, wm8955_intercon, |
b35a28af MB |
588 | ARRAY_SIZE(wm8955_intercon)); |
589 | ||
590 | return 0; | |
591 | } | |
592 | ||
593 | static int wm8955_hw_params(struct snd_pcm_substream *substream, | |
594 | struct snd_pcm_hw_params *params, | |
595 | struct snd_soc_dai *dai) | |
596 | { | |
597 | struct snd_soc_codec *codec = dai->codec; | |
b2c812e2 | 598 | struct wm8955_priv *wm8955 = snd_soc_codec_get_drvdata(codec); |
b35a28af MB |
599 | int ret; |
600 | int wl; | |
601 | ||
602 | switch (params_format(params)) { | |
603 | case SNDRV_PCM_FORMAT_S16_LE: | |
604 | wl = 0; | |
605 | break; | |
606 | case SNDRV_PCM_FORMAT_S20_3LE: | |
607 | wl = 0x4; | |
608 | break; | |
609 | case SNDRV_PCM_FORMAT_S24_LE: | |
610 | wl = 0x8; | |
611 | break; | |
612 | case SNDRV_PCM_FORMAT_S32_LE: | |
613 | wl = 0xc; | |
614 | break; | |
615 | default: | |
616 | return -EINVAL; | |
617 | } | |
618 | snd_soc_update_bits(codec, WM8955_AUDIO_INTERFACE, | |
619 | WM8955_WL_MASK, wl); | |
620 | ||
621 | wm8955->fs = params_rate(params); | |
622 | wm8955_set_deemph(codec); | |
623 | ||
624 | /* If the chip is clocked then disable the clocks and force a | |
625 | * reconfiguration, otherwise DAPM will power up the | |
626 | * clocks for us later. */ | |
627 | ret = snd_soc_read(codec, WM8955_POWER_MANAGEMENT_1); | |
628 | if (ret < 0) | |
629 | return ret; | |
630 | if (ret & WM8955_DIGENB) { | |
631 | snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1, | |
632 | WM8955_DIGENB, 0); | |
633 | snd_soc_update_bits(codec, WM8955_CLOCKING_PLL, | |
634 | WM8955_PLL_RB | WM8955_PLLEN, 0); | |
635 | ||
636 | wm8955_configure_clocking(codec); | |
637 | } | |
638 | ||
639 | return 0; | |
640 | } | |
641 | ||
642 | ||
643 | static int wm8955_set_sysclk(struct snd_soc_dai *dai, int clk_id, | |
644 | unsigned int freq, int dir) | |
645 | { | |
646 | struct snd_soc_codec *codec = dai->codec; | |
b2c812e2 | 647 | struct wm8955_priv *priv = snd_soc_codec_get_drvdata(codec); |
b35a28af MB |
648 | int div; |
649 | ||
650 | switch (clk_id) { | |
651 | case WM8955_CLK_MCLK: | |
652 | if (freq > 15000000) { | |
653 | priv->mclk_rate = freq /= 2; | |
654 | div = WM8955_MCLKDIV2; | |
655 | } else { | |
656 | priv->mclk_rate = freq; | |
657 | div = 0; | |
658 | } | |
659 | ||
660 | snd_soc_update_bits(codec, WM8955_SAMPLE_RATE, | |
661 | WM8955_MCLKDIV2, div); | |
662 | break; | |
663 | ||
664 | default: | |
665 | return -EINVAL; | |
666 | } | |
667 | ||
668 | dev_dbg(dai->dev, "Clock source is %d at %uHz\n", clk_id, freq); | |
669 | ||
670 | return 0; | |
671 | } | |
672 | ||
673 | static int wm8955_set_fmt(struct snd_soc_dai *dai, unsigned int fmt) | |
674 | { | |
675 | struct snd_soc_codec *codec = dai->codec; | |
676 | u16 aif = 0; | |
677 | ||
678 | switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { | |
679 | case SND_SOC_DAIFMT_CBS_CFS: | |
680 | break; | |
681 | case SND_SOC_DAIFMT_CBM_CFM: | |
682 | aif |= WM8955_MS; | |
683 | break; | |
684 | default: | |
685 | return -EINVAL; | |
686 | } | |
687 | ||
688 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { | |
689 | case SND_SOC_DAIFMT_DSP_B: | |
690 | aif |= WM8955_LRP; | |
691 | case SND_SOC_DAIFMT_DSP_A: | |
692 | aif |= 0x3; | |
693 | break; | |
694 | case SND_SOC_DAIFMT_I2S: | |
695 | aif |= 0x2; | |
696 | break; | |
697 | case SND_SOC_DAIFMT_RIGHT_J: | |
698 | break; | |
699 | case SND_SOC_DAIFMT_LEFT_J: | |
700 | aif |= 0x1; | |
701 | break; | |
702 | default: | |
703 | return -EINVAL; | |
704 | } | |
705 | ||
706 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { | |
707 | case SND_SOC_DAIFMT_DSP_A: | |
708 | case SND_SOC_DAIFMT_DSP_B: | |
709 | /* frame inversion not valid for DSP modes */ | |
710 | switch (fmt & SND_SOC_DAIFMT_INV_MASK) { | |
711 | case SND_SOC_DAIFMT_NB_NF: | |
712 | break; | |
713 | case SND_SOC_DAIFMT_IB_NF: | |
714 | aif |= WM8955_BCLKINV; | |
715 | break; | |
716 | default: | |
717 | return -EINVAL; | |
718 | } | |
719 | break; | |
720 | ||
721 | case SND_SOC_DAIFMT_I2S: | |
722 | case SND_SOC_DAIFMT_RIGHT_J: | |
723 | case SND_SOC_DAIFMT_LEFT_J: | |
724 | switch (fmt & SND_SOC_DAIFMT_INV_MASK) { | |
725 | case SND_SOC_DAIFMT_NB_NF: | |
726 | break; | |
727 | case SND_SOC_DAIFMT_IB_IF: | |
728 | aif |= WM8955_BCLKINV | WM8955_LRP; | |
729 | break; | |
730 | case SND_SOC_DAIFMT_IB_NF: | |
731 | aif |= WM8955_BCLKINV; | |
732 | break; | |
733 | case SND_SOC_DAIFMT_NB_IF: | |
734 | aif |= WM8955_LRP; | |
735 | break; | |
736 | default: | |
737 | return -EINVAL; | |
738 | } | |
739 | break; | |
740 | default: | |
741 | return -EINVAL; | |
742 | } | |
743 | ||
744 | snd_soc_update_bits(codec, WM8955_AUDIO_INTERFACE, | |
745 | WM8955_MS | WM8955_FORMAT_MASK | WM8955_BCLKINV | | |
746 | WM8955_LRP, aif); | |
747 | ||
748 | return 0; | |
749 | } | |
750 | ||
751 | ||
752 | static int wm8955_digital_mute(struct snd_soc_dai *codec_dai, int mute) | |
753 | { | |
754 | struct snd_soc_codec *codec = codec_dai->codec; | |
755 | int val; | |
756 | ||
757 | if (mute) | |
758 | val = WM8955_DACMU; | |
759 | else | |
760 | val = 0; | |
761 | ||
762 | snd_soc_update_bits(codec, WM8955_DAC_CONTROL, WM8955_DACMU, val); | |
763 | ||
764 | return 0; | |
765 | } | |
766 | ||
767 | static int wm8955_set_bias_level(struct snd_soc_codec *codec, | |
768 | enum snd_soc_bias_level level) | |
769 | { | |
b2c812e2 | 770 | struct wm8955_priv *wm8955 = snd_soc_codec_get_drvdata(codec); |
b35a28af MB |
771 | int ret, i; |
772 | ||
773 | switch (level) { | |
774 | case SND_SOC_BIAS_ON: | |
775 | break; | |
776 | ||
777 | case SND_SOC_BIAS_PREPARE: | |
778 | /* VMID resistance 2*50k */ | |
779 | snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1, | |
780 | WM8955_VMIDSEL_MASK, | |
781 | 0x1 << WM8955_VMIDSEL_SHIFT); | |
782 | ||
783 | /* Default bias current */ | |
784 | snd_soc_update_bits(codec, WM8955_ADDITIONAL_CONTROL_1, | |
785 | WM8955_VSEL_MASK, | |
786 | 0x2 << WM8955_VSEL_SHIFT); | |
787 | break; | |
788 | ||
789 | case SND_SOC_BIAS_STANDBY: | |
ce6120cc | 790 | if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) { |
b35a28af MB |
791 | ret = regulator_bulk_enable(ARRAY_SIZE(wm8955->supplies), |
792 | wm8955->supplies); | |
793 | if (ret != 0) { | |
794 | dev_err(codec->dev, | |
795 | "Failed to enable supplies: %d\n", | |
796 | ret); | |
797 | return ret; | |
798 | } | |
799 | ||
800 | /* Sync back cached values if they're | |
801 | * different from the hardware default. | |
802 | */ | |
803 | for (i = 0; i < ARRAY_SIZE(wm8955->reg_cache); i++) { | |
804 | if (i == WM8955_RESET) | |
805 | continue; | |
806 | ||
807 | if (wm8955->reg_cache[i] == wm8955_reg[i]) | |
808 | continue; | |
809 | ||
810 | snd_soc_write(codec, i, wm8955->reg_cache[i]); | |
811 | } | |
812 | ||
813 | /* Enable VREF and VMID */ | |
814 | snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1, | |
815 | WM8955_VREF | | |
816 | WM8955_VMIDSEL_MASK, | |
817 | WM8955_VREF | | |
818 | 0x3 << WM8955_VREF_SHIFT); | |
819 | ||
820 | /* Let VMID ramp */ | |
821 | msleep(500); | |
822 | ||
823 | /* High resistance VROI to maintain outputs */ | |
824 | snd_soc_update_bits(codec, | |
825 | WM8955_ADDITIONAL_CONTROL_3, | |
826 | WM8955_VROI, WM8955_VROI); | |
827 | } | |
828 | ||
829 | /* Maintain VMID with 2*250k */ | |
830 | snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1, | |
831 | WM8955_VMIDSEL_MASK, | |
832 | 0x2 << WM8955_VMIDSEL_SHIFT); | |
833 | ||
834 | /* Minimum bias current */ | |
835 | snd_soc_update_bits(codec, WM8955_ADDITIONAL_CONTROL_1, | |
836 | WM8955_VSEL_MASK, 0); | |
837 | break; | |
838 | ||
839 | case SND_SOC_BIAS_OFF: | |
840 | /* Low resistance VROI to help discharge */ | |
841 | snd_soc_update_bits(codec, | |
842 | WM8955_ADDITIONAL_CONTROL_3, | |
843 | WM8955_VROI, 0); | |
844 | ||
845 | /* Turn off VMID and VREF */ | |
846 | snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1, | |
847 | WM8955_VREF | | |
848 | WM8955_VMIDSEL_MASK, 0); | |
849 | ||
850 | regulator_bulk_disable(ARRAY_SIZE(wm8955->supplies), | |
851 | wm8955->supplies); | |
852 | break; | |
853 | } | |
ce6120cc | 854 | codec->dapm.bias_level = level; |
b35a28af MB |
855 | return 0; |
856 | } | |
857 | ||
858 | #define WM8955_RATES SNDRV_PCM_RATE_8000_96000 | |
859 | ||
860 | #define WM8955_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\ | |
861 | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE) | |
862 | ||
863 | static struct snd_soc_dai_ops wm8955_dai_ops = { | |
864 | .set_sysclk = wm8955_set_sysclk, | |
865 | .set_fmt = wm8955_set_fmt, | |
866 | .hw_params = wm8955_hw_params, | |
867 | .digital_mute = wm8955_digital_mute, | |
868 | }; | |
869 | ||
f0fba2ad LG |
870 | static struct snd_soc_dai_driver wm8955_dai = { |
871 | .name = "wm8955-hifi", | |
b35a28af MB |
872 | .playback = { |
873 | .stream_name = "Playback", | |
874 | .channels_min = 2, | |
875 | .channels_max = 2, | |
876 | .rates = WM8955_RATES, | |
877 | .formats = WM8955_FORMATS, | |
878 | }, | |
879 | .ops = &wm8955_dai_ops, | |
880 | }; | |
b35a28af MB |
881 | |
882 | #ifdef CONFIG_PM | |
f0fba2ad | 883 | static int wm8955_suspend(struct snd_soc_codec *codec, pm_message_t state) |
b35a28af | 884 | { |
b35a28af MB |
885 | wm8955_set_bias_level(codec, SND_SOC_BIAS_OFF); |
886 | ||
887 | return 0; | |
888 | } | |
889 | ||
f0fba2ad | 890 | static int wm8955_resume(struct snd_soc_codec *codec) |
b35a28af | 891 | { |
b35a28af MB |
892 | wm8955_set_bias_level(codec, SND_SOC_BIAS_STANDBY); |
893 | ||
894 | return 0; | |
895 | } | |
896 | #else | |
897 | #define wm8955_suspend NULL | |
898 | #define wm8955_resume NULL | |
899 | #endif | |
900 | ||
f0fba2ad | 901 | static int wm8955_probe(struct snd_soc_codec *codec) |
b35a28af | 902 | { |
f0fba2ad LG |
903 | struct wm8955_priv *wm8955 = snd_soc_codec_get_drvdata(codec); |
904 | struct wm8955_pdata *pdata = dev_get_platdata(codec->dev); | |
905 | int ret, i; | |
b35a28af | 906 | |
f0fba2ad | 907 | ret = snd_soc_codec_set_cache_io(codec, 7, 9, wm8955->control_type); |
b35a28af MB |
908 | if (ret != 0) { |
909 | dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret); | |
f0fba2ad | 910 | return ret; |
b35a28af MB |
911 | } |
912 | ||
913 | for (i = 0; i < ARRAY_SIZE(wm8955->supplies); i++) | |
914 | wm8955->supplies[i].supply = wm8955_supply_names[i]; | |
915 | ||
916 | ret = regulator_bulk_get(codec->dev, ARRAY_SIZE(wm8955->supplies), | |
917 | wm8955->supplies); | |
918 | if (ret != 0) { | |
919 | dev_err(codec->dev, "Failed to request supplies: %d\n", ret); | |
f0fba2ad | 920 | return ret; |
b35a28af MB |
921 | } |
922 | ||
923 | ret = regulator_bulk_enable(ARRAY_SIZE(wm8955->supplies), | |
924 | wm8955->supplies); | |
925 | if (ret != 0) { | |
926 | dev_err(codec->dev, "Failed to enable supplies: %d\n", ret); | |
927 | goto err_get; | |
928 | } | |
929 | ||
930 | ret = wm8955_reset(codec); | |
931 | if (ret < 0) { | |
932 | dev_err(codec->dev, "Failed to issue reset: %d\n", ret); | |
933 | goto err_enable; | |
934 | } | |
935 | ||
b35a28af MB |
936 | /* Change some default settings - latch VU and enable ZC */ |
937 | wm8955->reg_cache[WM8955_LEFT_DAC_VOLUME] |= WM8955_LDVU; | |
938 | wm8955->reg_cache[WM8955_RIGHT_DAC_VOLUME] |= WM8955_RDVU; | |
939 | wm8955->reg_cache[WM8955_LOUT1_VOLUME] |= WM8955_LO1VU | WM8955_LO1ZC; | |
940 | wm8955->reg_cache[WM8955_ROUT1_VOLUME] |= WM8955_RO1VU | WM8955_RO1ZC; | |
941 | wm8955->reg_cache[WM8955_LOUT2_VOLUME] |= WM8955_LO2VU | WM8955_LO2ZC; | |
942 | wm8955->reg_cache[WM8955_ROUT2_VOLUME] |= WM8955_RO2VU | WM8955_RO2ZC; | |
943 | wm8955->reg_cache[WM8955_MONOOUT_VOLUME] |= WM8955_MOZC; | |
944 | ||
945 | /* Also enable adaptive bass boost by default */ | |
946 | wm8955->reg_cache[WM8955_BASS_CONTROL] |= WM8955_BB; | |
947 | ||
948 | /* Set platform data values */ | |
f0fba2ad LG |
949 | if (pdata) { |
950 | if (pdata->out2_speaker) | |
b35a28af MB |
951 | wm8955->reg_cache[WM8955_ADDITIONAL_CONTROL_2] |
952 | |= WM8955_ROUT2INV; | |
953 | ||
f0fba2ad | 954 | if (pdata->monoin_diff) |
b35a28af MB |
955 | wm8955->reg_cache[WM8955_MONO_OUT_MIX_1] |
956 | |= WM8955_DMEN; | |
957 | } | |
958 | ||
959 | wm8955_set_bias_level(codec, SND_SOC_BIAS_STANDBY); | |
960 | ||
961 | /* Bias level configuration will have done an extra enable */ | |
962 | regulator_bulk_disable(ARRAY_SIZE(wm8955->supplies), wm8955->supplies); | |
963 | ||
f0fba2ad | 964 | wm8955_add_widgets(codec); |
b35a28af MB |
965 | return 0; |
966 | ||
967 | err_enable: | |
968 | regulator_bulk_disable(ARRAY_SIZE(wm8955->supplies), wm8955->supplies); | |
969 | err_get: | |
970 | regulator_bulk_free(ARRAY_SIZE(wm8955->supplies), wm8955->supplies); | |
b35a28af MB |
971 | return ret; |
972 | } | |
973 | ||
f0fba2ad | 974 | static int wm8955_remove(struct snd_soc_codec *codec) |
b35a28af | 975 | { |
f0fba2ad LG |
976 | struct wm8955_priv *wm8955 = snd_soc_codec_get_drvdata(codec); |
977 | ||
978 | wm8955_set_bias_level(codec, SND_SOC_BIAS_OFF); | |
b35a28af | 979 | regulator_bulk_free(ARRAY_SIZE(wm8955->supplies), wm8955->supplies); |
f0fba2ad | 980 | return 0; |
b35a28af MB |
981 | } |
982 | ||
f0fba2ad LG |
983 | static struct snd_soc_codec_driver soc_codec_dev_wm8955 = { |
984 | .probe = wm8955_probe, | |
985 | .remove = wm8955_remove, | |
986 | .suspend = wm8955_suspend, | |
987 | .resume = wm8955_resume, | |
988 | .set_bias_level = wm8955_set_bias_level, | |
989 | .reg_cache_size = ARRAY_SIZE(wm8955_reg), | |
990 | .reg_word_size = sizeof(u16), | |
991 | .reg_cache_default = wm8955_reg, | |
992 | }; | |
993 | ||
b35a28af MB |
994 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) |
995 | static __devinit int wm8955_i2c_probe(struct i2c_client *i2c, | |
996 | const struct i2c_device_id *id) | |
997 | { | |
998 | struct wm8955_priv *wm8955; | |
f0fba2ad | 999 | int ret; |
b35a28af MB |
1000 | |
1001 | wm8955 = kzalloc(sizeof(struct wm8955_priv), GFP_KERNEL); | |
1002 | if (wm8955 == NULL) | |
1003 | return -ENOMEM; | |
1004 | ||
b35a28af | 1005 | i2c_set_clientdata(i2c, wm8955); |
b35a28af | 1006 | |
f0fba2ad LG |
1007 | ret = snd_soc_register_codec(&i2c->dev, |
1008 | &soc_codec_dev_wm8955, &wm8955_dai, 1); | |
1009 | if (ret < 0) | |
1010 | kfree(wm8955); | |
1011 | return ret; | |
b35a28af MB |
1012 | } |
1013 | ||
1014 | static __devexit int wm8955_i2c_remove(struct i2c_client *client) | |
1015 | { | |
f0fba2ad LG |
1016 | snd_soc_unregister_codec(&client->dev); |
1017 | kfree(i2c_get_clientdata(client)); | |
b35a28af MB |
1018 | return 0; |
1019 | } | |
1020 | ||
1021 | static const struct i2c_device_id wm8955_i2c_id[] = { | |
1022 | { "wm8955", 0 }, | |
1023 | { } | |
1024 | }; | |
1025 | MODULE_DEVICE_TABLE(i2c, wm8955_i2c_id); | |
1026 | ||
1027 | static struct i2c_driver wm8955_i2c_driver = { | |
1028 | .driver = { | |
f0fba2ad | 1029 | .name = "wm8955-codec", |
b35a28af MB |
1030 | .owner = THIS_MODULE, |
1031 | }, | |
1032 | .probe = wm8955_i2c_probe, | |
1033 | .remove = __devexit_p(wm8955_i2c_remove), | |
1034 | .id_table = wm8955_i2c_id, | |
1035 | }; | |
1036 | #endif | |
1037 | ||
1038 | static int __init wm8955_modinit(void) | |
1039 | { | |
f0fba2ad | 1040 | int ret = 0; |
b35a28af MB |
1041 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) |
1042 | ret = i2c_add_driver(&wm8955_i2c_driver); | |
1043 | if (ret != 0) { | |
1044 | printk(KERN_ERR "Failed to register WM8955 I2C driver: %d\n", | |
1045 | ret); | |
1046 | } | |
1047 | #endif | |
f0fba2ad | 1048 | return ret; |
b35a28af MB |
1049 | } |
1050 | module_init(wm8955_modinit); | |
1051 | ||
1052 | static void __exit wm8955_exit(void) | |
1053 | { | |
1054 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) | |
1055 | i2c_del_driver(&wm8955_i2c_driver); | |
1056 | #endif | |
1057 | } | |
1058 | module_exit(wm8955_exit); | |
1059 | ||
1060 | MODULE_DESCRIPTION("ASoC WM8955 driver"); | |
1061 | MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>"); | |
1062 | MODULE_LICENSE("GPL"); |