projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ASoC: Automatically manage DAC deemphasis rate for WM8960
[deliverable/linux.git] / sound / soc / codecs / wm8960.c
CommitLineData
f2644a2c
MB		 1/*
2 * wm8960.c -- WM8960 ALSA SoC Audio driver
3 *
4 * Author: Liam Girdwood
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10
11#include <linux/module.h>
12#include <linux/moduleparam.h>
13#include <linux/init.h>
14#include <linux/delay.h>
15#include <linux/pm.h>
16#include <linux/i2c.h>
17#include <linux/platform_device.h>
5a0e3ad6 18#include <linux/slab.h>
f2644a2c
MB		 19#include <sound/core.h>
20#include <sound/pcm.h>
21#include <sound/pcm_params.h>
22#include <sound/soc.h>
23#include <sound/soc-dapm.h>
24#include <sound/initval.h>
25#include <sound/tlv.h>
b6877a47 26#include <sound/wm8960.h>
f2644a2c
MB		 27
28#include "wm8960.h"
29
30#define AUDIO_NAME "wm8960"
31
32struct snd_soc_codec_device soc_codec_dev_wm8960;
33
34/* R25 - Power 1 */
913d7b4c 35#define WM8960_VMID_MASK 0x180
f2644a2c
MB		 36#define WM8960_VREF 0x40
37
913d7b4c
MB		 38/* R26 - Power 2 */
39#define WM8960_PWR2_LOUT1 0x40
40#define WM8960_PWR2_ROUT1 0x20
41#define WM8960_PWR2_OUT3 0x02
42
f2644a2c
MB		 43/* R28 - Anti-pop 1 */
44#define WM8960_POBCTRL 0x80
45#define WM8960_BUFDCOPEN 0x10
46#define WM8960_BUFIOEN 0x08
47#define WM8960_SOFT_ST 0x04
48#define WM8960_HPSTBY 0x01
49
50/* R29 - Anti-pop 2 */
51#define WM8960_DISOP 0x40
913d7b4c 52#define WM8960_DRES_MASK 0x30
f2644a2c
MB		 53
54/*
55 * wm8960 register cache
56 * We can't read the WM8960 register space when we are
57 * using 2 wire for device control, so we cache them instead.
58 */
59static const u16 wm8960_reg[WM8960_CACHEREGNUM] = {
60 0x0097, 0x0097, 0x0000, 0x0000,
61 0x0000, 0x0008, 0x0000, 0x000a,
62 0x01c0, 0x0000, 0x00ff, 0x00ff,
63 0x0000, 0x0000, 0x0000, 0x0000,
64 0x0000, 0x007b, 0x0100, 0x0032,
65 0x0000, 0x00c3, 0x00c3, 0x01c0,
66 0x0000, 0x0000, 0x0000, 0x0000,
67 0x0000, 0x0000, 0x0000, 0x0000,
68 0x0100, 0x0100, 0x0050, 0x0050,
69 0x0050, 0x0050, 0x0000, 0x0000,
70 0x0000, 0x0000, 0x0040, 0x0000,
71 0x0000, 0x0050, 0x0050, 0x0000,
72 0x0002, 0x0037, 0x004d, 0x0080,
73 0x0008, 0x0031, 0x0026, 0x00e9,
74};
75
76struct wm8960_priv {
77 u16 reg_cache[WM8960_CACHEREGNUM];
78 struct snd_soc_codec codec;
913d7b4c
MB		 79 struct snd_soc_dapm_widget *lout1;
80 struct snd_soc_dapm_widget *rout1;
81 struct snd_soc_dapm_widget *out3;
afd6d36a
MB		 82 bool deemph;
83 int playback_fs;
f2644a2c
MB		 84};
85
17a52fd6 86#define wm8960_reset(c) snd_soc_write(c, WM8960_RESET, 0)
f2644a2c
MB		 87
88/* enumerated controls */
f2644a2c
MB		 89static const char *wm8960_polarity[] = {"No Inversion", "Left Inverted",
90 "Right Inverted", "Stereo Inversion"};
91static const char *wm8960_3d_upper_cutoff[] = {"High", "Low"};
92static const char *wm8960_3d_lower_cutoff[] = {"Low", "High"};
93static const char *wm8960_alcfunc[] = {"Off", "Right", "Left", "Stereo"};
94static const char *wm8960_alcmode[] = {"ALC", "Limiter"};
95
96static const struct soc_enum wm8960_enum[] = {
f2644a2c
MB		 97 SOC_ENUM_SINGLE(WM8960_DACCTL1, 5, 4, wm8960_polarity),
98 SOC_ENUM_SINGLE(WM8960_DACCTL2, 5, 4, wm8960_polarity),
99 SOC_ENUM_SINGLE(WM8960_3D, 6, 2, wm8960_3d_upper_cutoff),
100 SOC_ENUM_SINGLE(WM8960_3D, 5, 2, wm8960_3d_lower_cutoff),
101 SOC_ENUM_SINGLE(WM8960_ALC1, 7, 4, wm8960_alcfunc),
102 SOC_ENUM_SINGLE(WM8960_ALC3, 8, 2, wm8960_alcmode),
103};
104
afd6d36a
MB		 105static const int deemph_settings[] = { 0, 32000, 44100, 48000 };
106
107static int wm8960_set_deemph(struct snd_soc_codec *codec)
108{
109 struct wm8960_priv *wm8960 = snd_soc_codec_get_drvdata(codec);
110 int val, i, best;
111
112 /* If we're using deemphasis select the nearest available sample
113 * rate.
114 */
115 if (wm8960->deemph) {
116 best = 1;
117 for (i = 2; i < ARRAY_SIZE(deemph_settings); i++) {
118 if (abs(deemph_settings[i] - wm8960->playback_fs) <
119 abs(deemph_settings[best] - wm8960->playback_fs))
120 best = i;
121 }
122
123 val = best << 1;
124 } else {
125 val = 0;
126 }
127
128 dev_dbg(codec->dev, "Set deemphasis %d\n", val);
129
130 return snd_soc_update_bits(codec, WM8960_DACCTL1,
131 0x6, val);
132}
133
134static int wm8960_get_deemph(struct snd_kcontrol *kcontrol,
135 struct snd_ctl_elem_value *ucontrol)
136{
137 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
138 struct wm8960_priv *wm8960 = snd_soc_codec_get_drvdata(codec);
139
140 return wm8960->deemph;
141}
142
143static int wm8960_put_deemph(struct snd_kcontrol *kcontrol,
144 struct snd_ctl_elem_value *ucontrol)
145{
146 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
147 struct wm8960_priv *wm8960 = snd_soc_codec_get_drvdata(codec);
148 int deemph = ucontrol->value.enumerated.item[0];
149
150 if (deemph > 1)
151 return -EINVAL;
152
153 wm8960->deemph = deemph;
154
155 return wm8960_set_deemph(codec);
156}
157
f2644a2c
MB		 158static const DECLARE_TLV_DB_SCALE(adc_tlv, -9700, 50, 0);
159static const DECLARE_TLV_DB_SCALE(dac_tlv, -12700, 50, 1);
160static const DECLARE_TLV_DB_SCALE(bypass_tlv, -2100, 300, 0);
161static const DECLARE_TLV_DB_SCALE(out_tlv, -12100, 100, 1);
162
163static const struct snd_kcontrol_new wm8960_snd_controls[] = {
164SOC_DOUBLE_R_TLV("Capture Volume", WM8960_LINVOL, WM8960_RINVOL,
165 0, 63, 0, adc_tlv),
166SOC_DOUBLE_R("Capture Volume ZC Switch", WM8960_LINVOL, WM8960_RINVOL,
167 6, 1, 0),
168SOC_DOUBLE_R("Capture Switch", WM8960_LINVOL, WM8960_RINVOL,
169 7, 1, 0),
170
171SOC_DOUBLE_R_TLV("Playback Volume", WM8960_LDAC, WM8960_RDAC,
172 0, 255, 0, dac_tlv),
173
174SOC_DOUBLE_R_TLV("Headphone Playback Volume", WM8960_LOUT1, WM8960_ROUT1,
175 0, 127, 0, out_tlv),
176SOC_DOUBLE_R("Headphone Playback ZC Switch", WM8960_LOUT1, WM8960_ROUT1,
177 7, 1, 0),
178
179SOC_DOUBLE_R_TLV("Speaker Playback Volume", WM8960_LOUT2, WM8960_ROUT2,
180 0, 127, 0, out_tlv),
181SOC_DOUBLE_R("Speaker Playback ZC Switch", WM8960_LOUT2, WM8960_ROUT2,
182 7, 1, 0),
183SOC_SINGLE("Speaker DC Volume", WM8960_CLASSD3, 3, 5, 0),
184SOC_SINGLE("Speaker AC Volume", WM8960_CLASSD3, 0, 5, 0),
185
186SOC_SINGLE("PCM Playback -6dB Switch", WM8960_DACCTL1, 7, 1, 0),
4faaa8d9 187SOC_ENUM("ADC Polarity", wm8960_enum[0]),
f2644a2c
MB		 188SOC_SINGLE("ADC High Pass Filter Switch", WM8960_DACCTL1, 0, 1, 0),
189
190SOC_ENUM("DAC Polarity", wm8960_enum[2]),
afd6d36a
MB		 191SOC_SINGLE_BOOL_EXT("DAC Deemphasis Switch", 0,
192 wm8960_get_deemph, wm8960_put_deemph),
f2644a2c 193
4faaa8d9
MB		 194SOC_ENUM("3D Filter Upper Cut-Off", wm8960_enum[2]),
195SOC_ENUM("3D Filter Lower Cut-Off", wm8960_enum[3]),
f2644a2c
MB		 196SOC_SINGLE("3D Volume", WM8960_3D, 1, 15, 0),
197SOC_SINGLE("3D Switch", WM8960_3D, 0, 1, 0),
198
4faaa8d9 199SOC_ENUM("ALC Function", wm8960_enum[4]),
f2644a2c
MB		 200SOC_SINGLE("ALC Max Gain", WM8960_ALC1, 4, 7, 0),
201SOC_SINGLE("ALC Target", WM8960_ALC1, 0, 15, 1),
202SOC_SINGLE("ALC Min Gain", WM8960_ALC2, 4, 7, 0),
203SOC_SINGLE("ALC Hold Time", WM8960_ALC2, 0, 15, 0),
4faaa8d9 204SOC_ENUM("ALC Mode", wm8960_enum[5]),
f2644a2c
MB		 205SOC_SINGLE("ALC Decay", WM8960_ALC3, 4, 15, 0),
206SOC_SINGLE("ALC Attack", WM8960_ALC3, 0, 15, 0),
207
208SOC_SINGLE("Noise Gate Threshold", WM8960_NOISEG, 3, 31, 0),
209SOC_SINGLE("Noise Gate Switch", WM8960_NOISEG, 0, 1, 0),
210
211SOC_DOUBLE_R("ADC PCM Capture Volume", WM8960_LINPATH, WM8960_RINPATH,
212 0, 127, 0),
213
214SOC_SINGLE_TLV("Left Output Mixer Boost Bypass Volume",
215 WM8960_BYPASS1, 4, 7, 1, bypass_tlv),
216SOC_SINGLE_TLV("Left Output Mixer LINPUT3 Volume",
217 WM8960_LOUTMIX, 4, 7, 1, bypass_tlv),
218SOC_SINGLE_TLV("Right Output Mixer Boost Bypass Volume",
219 WM8960_BYPASS2, 4, 7, 1, bypass_tlv),
220SOC_SINGLE_TLV("Right Output Mixer RINPUT3 Volume",
221 WM8960_ROUTMIX, 4, 7, 1, bypass_tlv),
222};
223
224static const struct snd_kcontrol_new wm8960_lin_boost[] = {
225SOC_DAPM_SINGLE("LINPUT2 Switch", WM8960_LINPATH, 6, 1, 0),
226SOC_DAPM_SINGLE("LINPUT3 Switch", WM8960_LINPATH, 7, 1, 0),
227SOC_DAPM_SINGLE("LINPUT1 Switch", WM8960_LINPATH, 8, 1, 0),
228};
229
230static const struct snd_kcontrol_new wm8960_lin[] = {
231SOC_DAPM_SINGLE("Boost Switch", WM8960_LINPATH, 3, 1, 0),
232};
233
234static const struct snd_kcontrol_new wm8960_rin_boost[] = {
235SOC_DAPM_SINGLE("RINPUT2 Switch", WM8960_RINPATH, 6, 1, 0),
236SOC_DAPM_SINGLE("RINPUT3 Switch", WM8960_RINPATH, 7, 1, 0),
237SOC_DAPM_SINGLE("RINPUT1 Switch", WM8960_RINPATH, 8, 1, 0),
238};
239
240static const struct snd_kcontrol_new wm8960_rin[] = {
241SOC_DAPM_SINGLE("Boost Switch", WM8960_RINPATH, 3, 1, 0),
242};
243
244static const struct snd_kcontrol_new wm8960_loutput_mixer[] = {
245SOC_DAPM_SINGLE("PCM Playback Switch", WM8960_LOUTMIX, 8, 1, 0),
246SOC_DAPM_SINGLE("LINPUT3 Switch", WM8960_LOUTMIX, 7, 1, 0),
247SOC_DAPM_SINGLE("Boost Bypass Switch", WM8960_BYPASS1, 7, 1, 0),
248};
249
250static const struct snd_kcontrol_new wm8960_routput_mixer[] = {
251SOC_DAPM_SINGLE("PCM Playback Switch", WM8960_ROUTMIX, 8, 1, 0),
252SOC_DAPM_SINGLE("RINPUT3 Switch", WM8960_ROUTMIX, 7, 1, 0),
253SOC_DAPM_SINGLE("Boost Bypass Switch", WM8960_BYPASS2, 7, 1, 0),
254};
255
256static const struct snd_kcontrol_new wm8960_mono_out[] = {
257SOC_DAPM_SINGLE("Left Switch", WM8960_MONOMIX1, 7, 1, 0),
258SOC_DAPM_SINGLE("Right Switch", WM8960_MONOMIX2, 7, 1, 0),
259};
260
261static const struct snd_soc_dapm_widget wm8960_dapm_widgets[] = {
262SND_SOC_DAPM_INPUT("LINPUT1"),
263SND_SOC_DAPM_INPUT("RINPUT1"),
264SND_SOC_DAPM_INPUT("LINPUT2"),
265SND_SOC_DAPM_INPUT("RINPUT2"),
266SND_SOC_DAPM_INPUT("LINPUT3"),
267SND_SOC_DAPM_INPUT("RINPUT3"),
268
269SND_SOC_DAPM_MICBIAS("MICB", WM8960_POWER1, 1, 0),
270
271SND_SOC_DAPM_MIXER("Left Boost Mixer", WM8960_POWER1, 5, 0,
272 wm8960_lin_boost, ARRAY_SIZE(wm8960_lin_boost)),
273SND_SOC_DAPM_MIXER("Right Boost Mixer", WM8960_POWER1, 4, 0,
274 wm8960_rin_boost, ARRAY_SIZE(wm8960_rin_boost)),
275
276SND_SOC_DAPM_MIXER("Left Input Mixer", WM8960_POWER3, 5, 0,
277 wm8960_lin, ARRAY_SIZE(wm8960_lin)),
278SND_SOC_DAPM_MIXER("Right Input Mixer", WM8960_POWER3, 4, 0,
279 wm8960_rin, ARRAY_SIZE(wm8960_rin)),
280
281SND_SOC_DAPM_ADC("Left ADC", "Capture", WM8960_POWER2, 3, 0),
282SND_SOC_DAPM_ADC("Right ADC", "Capture", WM8960_POWER2, 2, 0),
283
284SND_SOC_DAPM_DAC("Left DAC", "Playback", WM8960_POWER2, 8, 0),
285SND_SOC_DAPM_DAC("Right DAC", "Playback", WM8960_POWER2, 7, 0),
286
287SND_SOC_DAPM_MIXER("Left Output Mixer", WM8960_POWER3, 3, 0,
288 &wm8960_loutput_mixer[0],
289 ARRAY_SIZE(wm8960_loutput_mixer)),
290SND_SOC_DAPM_MIXER("Right Output Mixer", WM8960_POWER3, 2, 0,
291 &wm8960_routput_mixer[0],
292 ARRAY_SIZE(wm8960_routput_mixer)),
293
f2644a2c
MB		 294SND_SOC_DAPM_PGA("LOUT1 PGA", WM8960_POWER2, 6, 0, NULL, 0),
295SND_SOC_DAPM_PGA("ROUT1 PGA", WM8960_POWER2, 5, 0, NULL, 0),
296
297SND_SOC_DAPM_PGA("Left Speaker PGA", WM8960_POWER2, 4, 0, NULL, 0),
298SND_SOC_DAPM_PGA("Right Speaker PGA", WM8960_POWER2, 3, 0, NULL, 0),
299
300SND_SOC_DAPM_PGA("Right Speaker Output", WM8960_CLASSD1, 7, 0, NULL, 0),
301SND_SOC_DAPM_PGA("Left Speaker Output", WM8960_CLASSD1, 6, 0, NULL, 0),
302
303SND_SOC_DAPM_OUTPUT("SPK_LP"),
304SND_SOC_DAPM_OUTPUT("SPK_LN"),
305SND_SOC_DAPM_OUTPUT("HP_L"),
306SND_SOC_DAPM_OUTPUT("HP_R"),
307SND_SOC_DAPM_OUTPUT("SPK_RP"),
308SND_SOC_DAPM_OUTPUT("SPK_RN"),
309SND_SOC_DAPM_OUTPUT("OUT3"),
310};
311
913d7b4c
MB		 312static const struct snd_soc_dapm_widget wm8960_dapm_widgets_out3[] = {
313SND_SOC_DAPM_MIXER("Mono Output Mixer", WM8960_POWER2, 1, 0,
314 &wm8960_mono_out[0],
315 ARRAY_SIZE(wm8960_mono_out)),
316};
317
318/* Represent OUT3 as a PGA so that it gets turned on with LOUT1/ROUT1 */
319static const struct snd_soc_dapm_widget wm8960_dapm_widgets_capless[] = {
320SND_SOC_DAPM_PGA("OUT3 VMID", WM8960_POWER2, 1, 0, NULL, 0),
321};
322
f2644a2c
MB		 323static const struct snd_soc_dapm_route audio_paths[] = {
324 { "Left Boost Mixer", "LINPUT1 Switch", "LINPUT1" },
325 { "Left Boost Mixer", "LINPUT2 Switch", "LINPUT2" },
326 { "Left Boost Mixer", "LINPUT3 Switch", "LINPUT3" },
327
328 { "Left Input Mixer", "Boost Switch", "Left Boost Mixer", },
329 { "Left Input Mixer", NULL, "LINPUT1", }, /* Really Boost Switch */
330 { "Left Input Mixer", NULL, "LINPUT2" },
331 { "Left Input Mixer", NULL, "LINPUT3" },
332
333 { "Right Boost Mixer", "RINPUT1 Switch", "RINPUT1" },
334 { "Right Boost Mixer", "RINPUT2 Switch", "RINPUT2" },
335 { "Right Boost Mixer", "RINPUT3 Switch", "RINPUT3" },
336
337 { "Right Input Mixer", "Boost Switch", "Right Boost Mixer", },
338 { "Right Input Mixer", NULL, "RINPUT1", }, /* Really Boost Switch */
339 { "Right Input Mixer", NULL, "RINPUT2" },
340 { "Right Input Mixer", NULL, "LINPUT3" },
341
342 { "Left ADC", NULL, "Left Input Mixer" },
343 { "Right ADC", NULL, "Right Input Mixer" },
344
345 { "Left Output Mixer", "LINPUT3 Switch", "LINPUT3" },
346 { "Left Output Mixer", "Boost Bypass Switch", "Left Boost Mixer"} ,
347 { "Left Output Mixer", "PCM Playback Switch", "Left DAC" },
348
349 { "Right Output Mixer", "RINPUT3 Switch", "RINPUT3" },
350 { "Right Output Mixer", "Boost Bypass Switch", "Right Boost Mixer" } ,
351 { "Right Output Mixer", "PCM Playback Switch", "Right DAC" },
352
f2644a2c
MB		 353 { "LOUT1 PGA", NULL, "Left Output Mixer" },
354 { "ROUT1 PGA", NULL, "Right Output Mixer" },
355
356 { "HP_L", NULL, "LOUT1 PGA" },
357 { "HP_R", NULL, "ROUT1 PGA" },
358
359 { "Left Speaker PGA", NULL, "Left Output Mixer" },
360 { "Right Speaker PGA", NULL, "Right Output Mixer" },
361
362 { "Left Speaker Output", NULL, "Left Speaker PGA" },
363 { "Right Speaker Output", NULL, "Right Speaker PGA" },
364
365 { "SPK_LN", NULL, "Left Speaker Output" },
366 { "SPK_LP", NULL, "Left Speaker Output" },
367 { "SPK_RN", NULL, "Right Speaker Output" },
368 { "SPK_RP", NULL, "Right Speaker Output" },
913d7b4c
MB		 369};
370
371static const struct snd_soc_dapm_route audio_paths_out3[] = {
372 { "Mono Output Mixer", "Left Switch", "Left Output Mixer" },
373 { "Mono Output Mixer", "Right Switch", "Right Output Mixer" },
f2644a2c
MB		 374
375 { "OUT3", NULL, "Mono Output Mixer", }
376};
377
913d7b4c
MB		 378static const struct snd_soc_dapm_route audio_paths_capless[] = {
379 { "HP_L", NULL, "OUT3 VMID" },
380 { "HP_R", NULL, "OUT3 VMID" },
381
382 { "OUT3 VMID", NULL, "Left Output Mixer" },
383 { "OUT3 VMID", NULL, "Right Output Mixer" },
384};
385
f2644a2c
MB		 386static int wm8960_add_widgets(struct snd_soc_codec *codec)
387{
913d7b4c 388 struct wm8960_data *pdata = codec->dev->platform_data;
b2c812e2 389 struct wm8960_priv *wm8960 = snd_soc_codec_get_drvdata(codec);
913d7b4c
MB		 390 struct snd_soc_dapm_widget *w;
391
f2644a2c
MB		 392 snd_soc_dapm_new_controls(codec, wm8960_dapm_widgets,
393 ARRAY_SIZE(wm8960_dapm_widgets));
394
395 snd_soc_dapm_add_routes(codec, audio_paths, ARRAY_SIZE(audio_paths));
396
913d7b4c
MB		 397 /* In capless mode OUT3 is used to provide VMID for the
398 * headphone outputs, otherwise it is used as a mono mixer.
399 */
400 if (pdata && pdata->capless) {
401 snd_soc_dapm_new_controls(codec, wm8960_dapm_widgets_capless,
402 ARRAY_SIZE(wm8960_dapm_widgets_capless));
403
404 snd_soc_dapm_add_routes(codec, audio_paths_capless,
405 ARRAY_SIZE(audio_paths_capless));
406 } else {
407 snd_soc_dapm_new_controls(codec, wm8960_dapm_widgets_out3,
408 ARRAY_SIZE(wm8960_dapm_widgets_out3));
409
410 snd_soc_dapm_add_routes(codec, audio_paths_out3,
411 ARRAY_SIZE(audio_paths_out3));
412 }
413
414 /* We need to power up the headphone output stage out of
415 * sequence for capless mode. To save scanning the widget
416 * list each time to find the desired power state do so now
417 * and save the result.
418 */
419 list_for_each_entry(w, &codec->dapm_widgets, list) {
420 if (strcmp(w->name, "LOUT1 PGA") == 0)
421 wm8960->lout1 = w;
422 if (strcmp(w->name, "ROUT1 PGA") == 0)
423 wm8960->rout1 = w;
424 if (strcmp(w->name, "OUT3 VMID") == 0)
425 wm8960->out3 = w;
426 }
427
f2644a2c
MB		 428 return 0;
429}
430
431static int wm8960_set_dai_fmt(struct snd_soc_dai *codec_dai,
432 unsigned int fmt)
433{
434 struct snd_soc_codec *codec = codec_dai->codec;
435 u16 iface = 0;
436
437 /* set master/slave audio interface */
438 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
439 case SND_SOC_DAIFMT_CBM_CFM:
440 iface |= 0x0040;
441 break;
442 case SND_SOC_DAIFMT_CBS_CFS:
443 break;
444 default:
445 return -EINVAL;
446 }
447
448 /* interface format */
449 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
450 case SND_SOC_DAIFMT_I2S:
451 iface |= 0x0002;
452 break;
453 case SND_SOC_DAIFMT_RIGHT_J:
454 break;
455 case SND_SOC_DAIFMT_LEFT_J:
456 iface |= 0x0001;
457 break;
458 case SND_SOC_DAIFMT_DSP_A:
459 iface |= 0x0003;
460 break;
461 case SND_SOC_DAIFMT_DSP_B:
462 iface |= 0x0013;
463 break;
464 default:
465 return -EINVAL;
466 }
467
468 /* clock inversion */
469 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
470 case SND_SOC_DAIFMT_NB_NF:
471 break;
472 case SND_SOC_DAIFMT_IB_IF:
473 iface |= 0x0090;
474 break;
475 case SND_SOC_DAIFMT_IB_NF:
476 iface |= 0x0080;
477 break;
478 case SND_SOC_DAIFMT_NB_IF:
479 iface |= 0x0010;
480 break;
481 default:
482 return -EINVAL;
483 }
484
485 /* set iface */
17a52fd6 486 snd_soc_write(codec, WM8960_IFACE1, iface);
f2644a2c
MB		 487 return 0;
488}
489
490static int wm8960_hw_params(struct snd_pcm_substream *substream,
491 struct snd_pcm_hw_params *params,
492 struct snd_soc_dai *dai)
493{
494 struct snd_soc_pcm_runtime *rtd = substream->private_data;
495 struct snd_soc_device *socdev = rtd->socdev;
496 struct snd_soc_codec *codec = socdev->card->codec;
afd6d36a 497 struct wm8960_priv *wm8960 = snd_soc_codec_get_drvdata(codec);
17a52fd6 498 u16 iface = snd_soc_read(codec, WM8960_IFACE1) & 0xfff3;
f2644a2c
MB		 499
500 /* bit size */
501 switch (params_format(params)) {
502 case SNDRV_PCM_FORMAT_S16_LE:
503 break;
504 case SNDRV_PCM_FORMAT_S20_3LE:
505 iface |= 0x0004;
506 break;
507 case SNDRV_PCM_FORMAT_S24_LE:
508 iface |= 0x0008;
509 break;
510 }
511
afd6d36a
MB		 512 /* Update filters for the new rate */
513 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
514 wm8960->playback_fs = params_rate(params);
515 wm8960_set_deemph(codec);
516 }
517
f2644a2c 518 /* set iface */
17a52fd6 519 snd_soc_write(codec, WM8960_IFACE1, iface);
f2644a2c
MB		 520 return 0;
521}
522
523static int wm8960_mute(struct snd_soc_dai *dai, int mute)
524{
525 struct snd_soc_codec *codec = dai->codec;
17a52fd6 526 u16 mute_reg = snd_soc_read(codec, WM8960_DACCTL1) & 0xfff7;
f2644a2c
MB		 527
528 if (mute)
17a52fd6 529 snd_soc_write(codec, WM8960_DACCTL1, mute_reg | 0x8);
f2644a2c 530 else
17a52fd6 531 snd_soc_write(codec, WM8960_DACCTL1, mute_reg);
f2644a2c
MB		 532 return 0;
533}
534
913d7b4c
MB		 535static int wm8960_set_bias_level_out3(struct snd_soc_codec *codec,
536 enum snd_soc_bias_level level)
f2644a2c 537{
f2644a2c
MB		 538 u16 reg;
539
540 switch (level) {
541 case SND_SOC_BIAS_ON:
542 break;
543
544 case SND_SOC_BIAS_PREPARE:
545 /* Set VMID to 2x50k */
17a52fd6 546 reg = snd_soc_read(codec, WM8960_POWER1);
f2644a2c
MB		 547 reg &= ~0x180;
548 reg |= 0x80;
17a52fd6 549 snd_soc_write(codec, WM8960_POWER1, reg);
f2644a2c
MB		 550 break;
551
552 case SND_SOC_BIAS_STANDBY:
553 if (codec->bias_level == SND_SOC_BIAS_OFF) {
554 /* Enable anti-pop features */
17a52fd6 555 snd_soc_write(codec, WM8960_APOP1,
913d7b4c
MB		 556 WM8960_POBCTRL | WM8960_SOFT_ST |
557 WM8960_BUFDCOPEN | WM8960_BUFIOEN);
f2644a2c
MB		 558
559 /* Enable & ramp VMID at 2x50k */
17a52fd6 560 reg = snd_soc_read(codec, WM8960_POWER1);
f2644a2c 561 reg |= 0x80;
17a52fd6 562 snd_soc_write(codec, WM8960_POWER1, reg);
f2644a2c
MB		 563 msleep(100);
564
565 /* Enable VREF */
17a52fd6 566 snd_soc_write(codec, WM8960_POWER1, reg | WM8960_VREF);
f2644a2c
MB		 567
568 /* Disable anti-pop features */
17a52fd6 569 snd_soc_write(codec, WM8960_APOP1, WM8960_BUFIOEN);
f2644a2c
MB		 570 }
571
572 /* Set VMID to 2x250k */
17a52fd6 573 reg = snd_soc_read(codec, WM8960_POWER1);
f2644a2c
MB		 574 reg &= ~0x180;
575 reg |= 0x100;
17a52fd6 576 snd_soc_write(codec, WM8960_POWER1, reg);
f2644a2c
MB		 577 break;
578
579 case SND_SOC_BIAS_OFF:
580 /* Enable anti-pop features */
17a52fd6 581 snd_soc_write(codec, WM8960_APOP1,
f2644a2c
MB		 582 WM8960_POBCTRL | WM8960_SOFT_ST |
583 WM8960_BUFDCOPEN | WM8960_BUFIOEN);
584
585 /* Disable VMID and VREF, let them discharge */
17a52fd6 586 snd_soc_write(codec, WM8960_POWER1, 0);
f2644a2c 587 msleep(600);
913d7b4c
MB		 588 break;
589 }
590
591 codec->bias_level = level;
592
593 return 0;
594}
595
596static int wm8960_set_bias_level_capless(struct snd_soc_codec *codec,
597 enum snd_soc_bias_level level)
598{
b2c812e2 599 struct wm8960_priv *wm8960 = snd_soc_codec_get_drvdata(codec);
913d7b4c
MB		 600 int reg;
601
602 switch (level) {
603 case SND_SOC_BIAS_ON:
604 break;
605
606 case SND_SOC_BIAS_PREPARE:
607 switch (codec->bias_level) {
608 case SND_SOC_BIAS_STANDBY:
609 /* Enable anti pop mode */
610 snd_soc_update_bits(codec, WM8960_APOP1,
611 WM8960_POBCTRL | WM8960_SOFT_ST |
612 WM8960_BUFDCOPEN,
613 WM8960_POBCTRL | WM8960_SOFT_ST |
614 WM8960_BUFDCOPEN);
615
616 /* Enable LOUT1, ROUT1 and OUT3 if they're enabled */
617 reg = 0;
618 if (wm8960->lout1 && wm8960->lout1->power)
619 reg |= WM8960_PWR2_LOUT1;
620 if (wm8960->rout1 && wm8960->rout1->power)
621 reg |= WM8960_PWR2_ROUT1;
622 if (wm8960->out3 && wm8960->out3->power)
623 reg |= WM8960_PWR2_OUT3;
624 snd_soc_update_bits(codec, WM8960_POWER2,
625 WM8960_PWR2_LOUT1 |
626 WM8960_PWR2_ROUT1 |
627 WM8960_PWR2_OUT3, reg);
628
629 /* Enable VMID at 2*50k */
630 snd_soc_update_bits(codec, WM8960_POWER1,
631 WM8960_VMID_MASK, 0x80);
632
633 /* Ramp */
634 msleep(100);
635
636 /* Enable VREF */
637 snd_soc_update_bits(codec, WM8960_POWER1,
638 WM8960_VREF, WM8960_VREF);
639
640 msleep(100);
641 break;
642
643 case SND_SOC_BIAS_ON:
644 /* Enable anti-pop mode */
645 snd_soc_update_bits(codec, WM8960_APOP1,
646 WM8960_POBCTRL | WM8960_SOFT_ST |
647 WM8960_BUFDCOPEN,
648 WM8960_POBCTRL | WM8960_SOFT_ST |
649 WM8960_BUFDCOPEN);
650
651 /* Disable VMID and VREF */
652 snd_soc_update_bits(codec, WM8960_POWER1,
653 WM8960_VREF | WM8960_VMID_MASK, 0);
654 break;
655
656 default:
657 break;
658 }
659 break;
f2644a2c 660
913d7b4c
MB		 661 case SND_SOC_BIAS_STANDBY:
662 switch (codec->bias_level) {
663 case SND_SOC_BIAS_PREPARE:
664 /* Disable HP discharge */
665 snd_soc_update_bits(codec, WM8960_APOP2,
666 WM8960_DISOP | WM8960_DRES_MASK,
667 0);
668
669 /* Disable anti-pop features */
670 snd_soc_update_bits(codec, WM8960_APOP1,
671 WM8960_POBCTRL | WM8960_SOFT_ST |
672 WM8960_BUFDCOPEN,
673 WM8960_POBCTRL | WM8960_SOFT_ST |
674 WM8960_BUFDCOPEN);
675 break;
676
677 default:
678 break;
679 }
680 break;
f2644a2c 681
913d7b4c 682 case SND_SOC_BIAS_OFF:
f2644a2c
MB		 683 break;
684 }
685
686 codec->bias_level = level;
687
688 return 0;
689}
690
691/* PLL divisors */
692struct _pll_div {
693 u32 pre_div:1;
694 u32 n:4;
695 u32 k:24;
696};
697
698/* The size in bits of the pll divide multiplied by 10
699 * to allow rounding later */
700#define FIXED_PLL_SIZE ((1 << 24) * 10)
701
702static int pll_factors(unsigned int source, unsigned int target,
703 struct _pll_div *pll_div)
704{
705 unsigned long long Kpart;
706 unsigned int K, Ndiv, Nmod;
707
708 pr_debug("WM8960 PLL: setting %dHz->%dHz\n", source, target);
709
710 /* Scale up target to PLL operating frequency */
711 target *= 4;
712
713 Ndiv = target / source;
714 if (Ndiv < 6) {
715 source >>= 1;
716 pll_div->pre_div = 1;
717 Ndiv = target / source;
718 } else
719 pll_div->pre_div = 0;
720
721 if ((Ndiv < 6) || (Ndiv > 12)) {
722 pr_err("WM8960 PLL: Unsupported N=%d\n", Ndiv);
723 return -EINVAL;
724 }
725
726 pll_div->n = Ndiv;
727 Nmod = target % source;
728 Kpart = FIXED_PLL_SIZE * (long long)Nmod;
729
730 do_div(Kpart, source);
731
732 K = Kpart & 0xFFFFFFFF;
733
734 /* Check if we need to round */
735 if ((K % 10) >= 5)
736 K += 5;
737
738 /* Move down to proper range now rounding is done */
739 K /= 10;
740
741 pll_div->k = K;
742
743 pr_debug("WM8960 PLL: N=%x K=%x pre_div=%d\n",
744 pll_div->n, pll_div->k, pll_div->pre_div);
745
746 return 0;
747}
748
85488037
MB		 749static int wm8960_set_dai_pll(struct snd_soc_dai *codec_dai, int pll_id,
750 int source, unsigned int freq_in, unsigned int freq_out)
f2644a2c
MB		 751{
752 struct snd_soc_codec *codec = codec_dai->codec;
753 u16 reg;
754 static struct _pll_div pll_div;
755 int ret;
756
757 if (freq_in && freq_out) {
758 ret = pll_factors(freq_in, freq_out, &pll_div);
759 if (ret != 0)
760 return ret;
761 }
762
763 /* Disable the PLL: even if we are changing the frequency the
764 * PLL needs to be disabled while we do so. */
17a52fd6
MB		 765 snd_soc_write(codec, WM8960_CLOCK1,
766 snd_soc_read(codec, WM8960_CLOCK1) & ~1);
767 snd_soc_write(codec, WM8960_POWER2,
768 snd_soc_read(codec, WM8960_POWER2) & ~1);
f2644a2c
MB		 769
770 if (!freq_in || !freq_out)
771 return 0;
772
17a52fd6 773 reg = snd_soc_read(codec, WM8960_PLL1) & ~0x3f;
f2644a2c
MB		 774 reg |= pll_div.pre_div << 4;
775 reg |= pll_div.n;
776
777 if (pll_div.k) {
778 reg |= 0x20;
779
17a52fd6
MB		 780 snd_soc_write(codec, WM8960_PLL2, (pll_div.k >> 18) & 0x3f);
781 snd_soc_write(codec, WM8960_PLL3, (pll_div.k >> 9) & 0x1ff);
782 snd_soc_write(codec, WM8960_PLL4, pll_div.k & 0x1ff);
f2644a2c 783 }
17a52fd6 784 snd_soc_write(codec, WM8960_PLL1, reg);
f2644a2c
MB		 785
786 /* Turn it on */
17a52fd6
MB		 787 snd_soc_write(codec, WM8960_POWER2,
788 snd_soc_read(codec, WM8960_POWER2) | 1);
f2644a2c 789 msleep(250);
17a52fd6
MB		 790 snd_soc_write(codec, WM8960_CLOCK1,
791 snd_soc_read(codec, WM8960_CLOCK1) | 1);
f2644a2c
MB		 792
793 return 0;
794}
795
796static int wm8960_set_dai_clkdiv(struct snd_soc_dai *codec_dai,
797 int div_id, int div)
798{
799 struct snd_soc_codec *codec = codec_dai->codec;
800 u16 reg;
801
802 switch (div_id) {
f2644a2c 803 case WM8960_SYSCLKDIV:
17a52fd6
MB		 804 reg = snd_soc_read(codec, WM8960_CLOCK1) & 0x1f9;
805 snd_soc_write(codec, WM8960_CLOCK1, reg | div);
f2644a2c
MB		 806 break;
807 case WM8960_DACDIV:
17a52fd6
MB		 808 reg = snd_soc_read(codec, WM8960_CLOCK1) & 0x1c7;
809 snd_soc_write(codec, WM8960_CLOCK1, reg | div);
f2644a2c
MB		 810 break;
811 case WM8960_OPCLKDIV:
17a52fd6
MB		 812 reg = snd_soc_read(codec, WM8960_PLL1) & 0x03f;
813 snd_soc_write(codec, WM8960_PLL1, reg | div);
f2644a2c
MB		 814 break;
815 case WM8960_DCLKDIV:
17a52fd6
MB		 816 reg = snd_soc_read(codec, WM8960_CLOCK2) & 0x03f;
817 snd_soc_write(codec, WM8960_CLOCK2, reg | div);
f2644a2c
MB		 818 break;
819 case WM8960_TOCLKSEL:
17a52fd6
MB		 820 reg = snd_soc_read(codec, WM8960_ADDCTL1) & 0x1fd;
821 snd_soc_write(codec, WM8960_ADDCTL1, reg | div);
f2644a2c
MB		 822 break;
823 default:
824 return -EINVAL;
825 }
826
827 return 0;
828}
829
830#define WM8960_RATES SNDRV_PCM_RATE_8000_48000
831
832#define WM8960_FORMATS \
833 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
834 SNDRV_PCM_FMTBIT_S24_LE)
835
836static struct snd_soc_dai_ops wm8960_dai_ops = {
837 .hw_params = wm8960_hw_params,
838 .digital_mute = wm8960_mute,
839 .set_fmt = wm8960_set_dai_fmt,
840 .set_clkdiv = wm8960_set_dai_clkdiv,
841 .set_pll = wm8960_set_dai_pll,
842};
843
844struct snd_soc_dai wm8960_dai = {
845 .name = "WM8960",
846 .playback = {
847 .stream_name = "Playback",
848 .channels_min = 1,
849 .channels_max = 2,
850 .rates = WM8960_RATES,
851 .formats = WM8960_FORMATS,},
852 .capture = {
853 .stream_name = "Capture",
854 .channels_min = 1,
855 .channels_max = 2,
856 .rates = WM8960_RATES,
857 .formats = WM8960_FORMATS,},
858 .ops = &wm8960_dai_ops,
859 .symmetric_rates = 1,
860};
861EXPORT_SYMBOL_GPL(wm8960_dai);
862
863static int wm8960_suspend(struct platform_device *pdev, pm_message_t state)
864{
865 struct snd_soc_device *socdev = platform_get_drvdata(pdev);
866 struct snd_soc_codec *codec = socdev->card->codec;
867
913d7b4c 868 codec->set_bias_level(codec, SND_SOC_BIAS_OFF);
f2644a2c
MB		 869 return 0;
870}
871
872static int wm8960_resume(struct platform_device *pdev)
873{
874 struct snd_soc_device *socdev = platform_get_drvdata(pdev);
875 struct snd_soc_codec *codec = socdev->card->codec;
876 int i;
877 u8 data[2];
878 u16 *cache = codec->reg_cache;
879
880 /* Sync reg_cache with the hardware */
881 for (i = 0; i < ARRAY_SIZE(wm8960_reg); i++) {
882 data[0] = (i << 1) | ((cache[i] >> 8) & 0x0001);
883 data[1] = cache[i] & 0x00ff;
884 codec->hw_write(codec->control_data, data, 2);
885 }
886
913d7b4c 887 codec->set_bias_level(codec, SND_SOC_BIAS_STANDBY);
29e189c2 888
f2644a2c
MB		 889 return 0;
890}
891
892static struct snd_soc_codec *wm8960_codec;
893
894static int wm8960_probe(struct platform_device *pdev)
895{
896 struct snd_soc_device *socdev = platform_get_drvdata(pdev);
897 struct snd_soc_codec *codec;
898 int ret = 0;
899
900 if (wm8960_codec == NULL) {
901 dev_err(&pdev->dev, "Codec device not registered\n");
902 return -ENODEV;
903 }
904
905 socdev->card->codec = wm8960_codec;
906 codec = wm8960_codec;
907
908 /* register pcms */
909 ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
910 if (ret < 0) {
911 dev_err(codec->dev, "failed to create pcms: %d\n", ret);
912 goto pcm_err;
913 }
914
915 snd_soc_add_controls(codec, wm8960_snd_controls,
916 ARRAY_SIZE(wm8960_snd_controls));
917 wm8960_add_widgets(codec);
f2644a2c
MB		 918
919 return ret;
920
f2644a2c
MB		 921pcm_err:
922 return ret;
923}
924
925/* power down chip */
926static int wm8960_remove(struct platform_device *pdev)
927{
928 struct snd_soc_device *socdev = platform_get_drvdata(pdev);
929
930 snd_soc_free_pcms(socdev);
931 snd_soc_dapm_free(socdev);
932
933 return 0;
934}
935
936struct snd_soc_codec_device soc_codec_dev_wm8960 = {
937 .probe = wm8960_probe,
938 .remove = wm8960_remove,
939 .suspend = wm8960_suspend,
940 .resume = wm8960_resume,
941};
942EXPORT_SYMBOL_GPL(soc_codec_dev_wm8960);
943
7084a42b
MB		 944static int wm8960_register(struct wm8960_priv *wm8960,
945 enum snd_soc_control_type control)
f2644a2c
MB		 946{
947 struct wm8960_data *pdata = wm8960->codec.dev->platform_data;
948 struct snd_soc_codec *codec = &wm8960->codec;
949 int ret;
950 u16 reg;
951
952 if (wm8960_codec) {
953 dev_err(codec->dev, "Another WM8960 is registered\n");
1a01417e
MB		 954 ret = -EINVAL;
955 goto err;
f2644a2c
MB		 956 }
957
913d7b4c
MB		 958 codec->set_bias_level = wm8960_set_bias_level_out3;
959
f2644a2c
MB		 960 if (!pdata) {
961 dev_warn(codec->dev, "No platform data supplied\n");
962 } else {
963 if (pdata->dres > WM8960_DRES_MAX) {
964 dev_err(codec->dev, "Invalid DRES: %d\n", pdata->dres);
965 pdata->dres = 0;
966 }
913d7b4c
MB		 967
968 if (pdata->capless)
969 codec->set_bias_level = wm8960_set_bias_level_capless;
f2644a2c
MB		 970 }
971
972 mutex_init(&codec->mutex);
973 INIT_LIST_HEAD(&codec->dapm_widgets);
974 INIT_LIST_HEAD(&codec->dapm_paths);
975
b2c812e2 976 snd_soc_codec_set_drvdata(codec, wm8960);
f2644a2c
MB		 977 codec->name = "WM8960";
978 codec->owner = THIS_MODULE;
f2644a2c 979 codec->bias_level = SND_SOC_BIAS_OFF;
f2644a2c
MB		 980 codec->dai = &wm8960_dai;
981 codec->num_dai = 1;
982 codec->reg_cache_size = WM8960_CACHEREGNUM;
983 codec->reg_cache = &wm8960->reg_cache;
984
985 memcpy(codec->reg_cache, wm8960_reg, sizeof(wm8960_reg));
986
7084a42b 987 ret = snd_soc_codec_set_cache_io(codec, 7, 9, control);
17a52fd6
MB		 988 if (ret < 0) {
989 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
990 goto err;
991 }
992
f2644a2c
MB		 993 ret = wm8960_reset(codec);
994 if (ret < 0) {
995 dev_err(codec->dev, "Failed to issue reset\n");
1a01417e 996 goto err;
f2644a2c
MB		 997 }
998
999 wm8960_dai.dev = codec->dev;
1000
913d7b4c 1001 codec->set_bias_level(codec, SND_SOC_BIAS_STANDBY);
f2644a2c
MB		 1002
1003 /* Latch the update bits */
17a52fd6
MB		 1004 reg = snd_soc_read(codec, WM8960_LINVOL);
1005 snd_soc_write(codec, WM8960_LINVOL, reg | 0x100);
1006 reg = snd_soc_read(codec, WM8960_RINVOL);
1007 snd_soc_write(codec, WM8960_RINVOL, reg | 0x100);
1008 reg = snd_soc_read(codec, WM8960_LADC);
1009 snd_soc_write(codec, WM8960_LADC, reg | 0x100);
1010 reg = snd_soc_read(codec, WM8960_RADC);
1011 snd_soc_write(codec, WM8960_RADC, reg | 0x100);
1012 reg = snd_soc_read(codec, WM8960_LDAC);
1013 snd_soc_write(codec, WM8960_LDAC, reg | 0x100);
1014 reg = snd_soc_read(codec, WM8960_RDAC);
1015 snd_soc_write(codec, WM8960_RDAC, reg | 0x100);
1016 reg = snd_soc_read(codec, WM8960_LOUT1);
1017 snd_soc_write(codec, WM8960_LOUT1, reg | 0x100);
1018 reg = snd_soc_read(codec, WM8960_ROUT1);
1019 snd_soc_write(codec, WM8960_ROUT1, reg | 0x100);
1020 reg = snd_soc_read(codec, WM8960_LOUT2);
1021 snd_soc_write(codec, WM8960_LOUT2, reg | 0x100);
1022 reg = snd_soc_read(codec, WM8960_ROUT2);
1023 snd_soc_write(codec, WM8960_ROUT2, reg | 0x100);
f2644a2c
MB		 1024
1025 wm8960_codec = codec;
1026
1027 ret = snd_soc_register_codec(codec);
1028 if (ret != 0) {
1029 dev_err(codec->dev, "Failed to register codec: %d\n", ret);
1a01417e 1030 goto err;
f2644a2c
MB		 1031 }
1032
1033 ret = snd_soc_register_dai(&wm8960_dai);
1034 if (ret != 0) {
1035 dev_err(codec->dev, "Failed to register DAI: %d\n", ret);
1a01417e 1036 goto err_codec;
f2644a2c
MB		 1037 }
1038
1039 return 0;
1a01417e
MB		 1040
1041err_codec:
1042 snd_soc_unregister_codec(codec);
1043err:
1044 kfree(wm8960);
1045 return ret;
f2644a2c
MB		 1046}
1047
1048static void wm8960_unregister(struct wm8960_priv *wm8960)
1049{
913d7b4c 1050 wm8960->codec.set_bias_level(&wm8960->codec, SND_SOC_BIAS_OFF);
f2644a2c
MB		 1051 snd_soc_unregister_dai(&wm8960_dai);
1052 snd_soc_unregister_codec(&wm8960->codec);
1053 kfree(wm8960);
1054 wm8960_codec = NULL;
1055}
1056
1057static __devinit int wm8960_i2c_probe(struct i2c_client *i2c,
1058 const struct i2c_device_id *id)
1059{
1060 struct wm8960_priv *wm8960;
1061 struct snd_soc_codec *codec;
1062
1063 wm8960 = kzalloc(sizeof(struct wm8960_priv), GFP_KERNEL);
1064 if (wm8960 == NULL)
1065 return -ENOMEM;
1066
1067 codec = &wm8960->codec;
f2644a2c
MB		 1068
1069 i2c_set_clientdata(i2c, wm8960);
1070 codec->control_data = i2c;
1071
1072 codec->dev = &i2c->dev;
1073
7084a42b 1074 return wm8960_register(wm8960, SND_SOC_I2C);
f2644a2c
MB		 1075}
1076
1077static __devexit int wm8960_i2c_remove(struct i2c_client *client)
1078{
1079 struct wm8960_priv *wm8960 = i2c_get_clientdata(client);
1080 wm8960_unregister(wm8960);
1081 return 0;
1082}
1083
1084static const struct i2c_device_id wm8960_i2c_id[] = {
1085 { "wm8960", 0 },
1086 { }
1087};
1088MODULE_DEVICE_TABLE(i2c, wm8960_i2c_id);
1089
1090static struct i2c_driver wm8960_i2c_driver = {
1091 .driver = {
a24d62d2 1092 .name = "wm8960",
f2644a2c
MB		 1093 .owner = THIS_MODULE,
1094 },
1095 .probe = wm8960_i2c_probe,
1096 .remove = __devexit_p(wm8960_i2c_remove),
1097 .id_table = wm8960_i2c_id,
1098};
1099
1100static int __init wm8960_modinit(void)
1101{
1102 int ret;
1103
1104 ret = i2c_add_driver(&wm8960_i2c_driver);
1105 if (ret != 0) {
1106 printk(KERN_ERR "Failed to register WM8960 I2C driver: %d\n",
1107 ret);
1108 }
1109
1110 return ret;
1111}
1112module_init(wm8960_modinit);
1113
1114static void __exit wm8960_exit(void)
1115{
1116 i2c_del_driver(&wm8960_i2c_driver);
1117}
1118module_exit(wm8960_exit);
1119
1120
1121MODULE_DESCRIPTION("ASoC WM8960 driver");
1122MODULE_AUTHOR("Liam Girdwood");
1123MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.143755 seconds and 5 git commands to generate.