projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'metag-for-v4.3' of git://git.kernel.org/pub/scm/linux/kernel/git/jhogan...
[deliverable/linux.git] / sound / soc / codecs / wm8996.c
CommitLineData
a9ba6151
MB		 1/*
2 * wm8996.c - WM8996 audio codec interface
3 *
656baaeb 4 * Copyright 2011-2 Wolfson Microelectronics PLC.
a9ba6151
MB		 5 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License as published by the
9 * Free Software Foundation; either version 2 of the License, or (at your
10 * option) any later version.
11 */
12
13#include <linux/module.h>
14#include <linux/moduleparam.h>
15#include <linux/init.h>
16#include <linux/completion.h>
17#include <linux/delay.h>
18#include <linux/pm.h>
19#include <linux/gcd.h>
20#include <linux/gpio.h>
21#include <linux/i2c.h>
79172746 22#include <linux/regmap.h>
a9ba6151
MB		 23#include <linux/regulator/consumer.h>
24#include <linux/slab.h>
25#include <linux/workqueue.h>
26#include <sound/core.h>
27#include <sound/jack.h>
28#include <sound/pcm.h>
29#include <sound/pcm_params.h>
30#include <sound/soc.h>
31#include <sound/initval.h>
32#include <sound/tlv.h>
33#include <trace/events/asoc.h>
34
35#include <sound/wm8996.h>
36#include "wm8996.h"
37
38#define WM8996_AIFS 2
39
40#define HPOUT1L 1
41#define HPOUT1R 2
42#define HPOUT2L 4
43#define HPOUT2R 8
44
c83495af 45#define WM8996_NUM_SUPPLIES 3
a9ba6151
MB		 46static const char *wm8996_supply_names[WM8996_NUM_SUPPLIES] = {
47 "DBVDD",
48 "AVDD1",
49 "AVDD2",
a9ba6151
MB		 50};
51
52struct wm8996_priv {
b2d1e233 53 struct device *dev;
ee5f3872 54 struct regmap *regmap;
a9ba6151
MB		 55 struct snd_soc_codec *codec;
56
57 int ldo1ena;
58
59 int sysclk;
60 int sysclk_src;
61
62 int fll_src;
63 int fll_fref;
64 int fll_fout;
65
66 struct completion fll_lock;
67
68 u16 dcs_pending;
69 struct completion dcs_done;
70
71 u16 hpout_ena;
72 u16 hpout_pending;
73
74 struct regulator_bulk_data supplies[WM8996_NUM_SUPPLIES];
75 struct notifier_block disable_nb[WM8996_NUM_SUPPLIES];
ded71dcb 76 int bg_ena;
a9ba6151
MB		 77
78 struct wm8996_pdata pdata;
79
80 int rx_rate[WM8996_AIFS];
81 int bclk_rate[WM8996_AIFS];
82
83 /* Platform dependant ReTune mobile configuration */
84 int num_retune_mobile_texts;
85 const char **retune_mobile_texts;
86 int retune_mobile_cfg[2];
87 struct soc_enum retune_mobile_enum;
88
89 struct snd_soc_jack *jack;
90 bool detecting;
91 bool jack_mic;
d7b35570 92 int jack_flips;
a9ba6151
MB		 93 wm8996_polarity_fn polarity_cb;
94
95#ifdef CONFIG_GPIOLIB
96 struct gpio_chip gpio_chip;
97#endif
98};
99
100/* We can't use the same notifier block for more than one supply and
101 * there's no way I can see to get from a callback to the caller
102 * except container_of().
103 */
104#define WM8996_REGULATOR_EVENT(n) \
105static int wm8996_regulator_event_##n(struct notifier_block *nb, \
106 unsigned long event, void *data) \
107{ \
108 struct wm8996_priv *wm8996 = container_of(nb, struct wm8996_priv, \
109 disable_nb[n]); \
110 if (event & REGULATOR_EVENT_DISABLE) { \
1b76d2ee 111 regcache_mark_dirty(wm8996->regmap); \
a9ba6151
MB		 112 } \
113 return 0; \
114}
115
116WM8996_REGULATOR_EVENT(0)
117WM8996_REGULATOR_EVENT(1)
118WM8996_REGULATOR_EVENT(2)
a9ba6151 119
c418a84a 120static const struct reg_default wm8996_reg[] = {
79172746
MB		 121 { WM8996_POWER_MANAGEMENT_1, 0x0 },
122 { WM8996_POWER_MANAGEMENT_2, 0x0 },
123 { WM8996_POWER_MANAGEMENT_3, 0x0 },
124 { WM8996_POWER_MANAGEMENT_4, 0x0 },
125 { WM8996_POWER_MANAGEMENT_5, 0x0 },
126 { WM8996_POWER_MANAGEMENT_6, 0x0 },
127 { WM8996_POWER_MANAGEMENT_7, 0x10 },
128 { WM8996_POWER_MANAGEMENT_8, 0x0 },
129 { WM8996_LEFT_LINE_INPUT_VOLUME, 0x0 },
130 { WM8996_RIGHT_LINE_INPUT_VOLUME, 0x0 },
131 { WM8996_LINE_INPUT_CONTROL, 0x0 },
132 { WM8996_DAC1_HPOUT1_VOLUME, 0x88 },
133 { WM8996_DAC2_HPOUT2_VOLUME, 0x88 },
134 { WM8996_DAC1_LEFT_VOLUME, 0x2c0 },
135 { WM8996_DAC1_RIGHT_VOLUME, 0x2c0 },
136 { WM8996_DAC2_LEFT_VOLUME, 0x2c0 },
137 { WM8996_DAC2_RIGHT_VOLUME, 0x2c0 },
138 { WM8996_OUTPUT1_LEFT_VOLUME, 0x80 },
139 { WM8996_OUTPUT1_RIGHT_VOLUME, 0x80 },
140 { WM8996_OUTPUT2_LEFT_VOLUME, 0x80 },
141 { WM8996_OUTPUT2_RIGHT_VOLUME, 0x80 },
142 { WM8996_MICBIAS_1, 0x39 },
143 { WM8996_MICBIAS_2, 0x39 },
144 { WM8996_LDO_1, 0x3 },
145 { WM8996_LDO_2, 0x13 },
146 { WM8996_ACCESSORY_DETECT_MODE_1, 0x4 },
147 { WM8996_ACCESSORY_DETECT_MODE_2, 0x0 },
148 { WM8996_HEADPHONE_DETECT_1, 0x20 },
149 { WM8996_HEADPHONE_DETECT_2, 0x0 },
150 { WM8996_MIC_DETECT_1, 0x7600 },
151 { WM8996_MIC_DETECT_2, 0xbf },
152 { WM8996_CHARGE_PUMP_1, 0x1f25 },
153 { WM8996_CHARGE_PUMP_2, 0xab19 },
154 { WM8996_DC_SERVO_1, 0x0 },
79172746
MB		 155 { WM8996_DC_SERVO_3, 0x0 },
156 { WM8996_DC_SERVO_5, 0x2a2a },
157 { WM8996_DC_SERVO_6, 0x0 },
158 { WM8996_DC_SERVO_7, 0x0 },
159 { WM8996_ANALOGUE_HP_1, 0x0 },
160 { WM8996_ANALOGUE_HP_2, 0x0 },
161 { WM8996_CONTROL_INTERFACE_1, 0x8004 },
162 { WM8996_WRITE_SEQUENCER_CTRL_1, 0x0 },
163 { WM8996_WRITE_SEQUENCER_CTRL_2, 0x0 },
164 { WM8996_AIF_CLOCKING_1, 0x0 },
165 { WM8996_AIF_CLOCKING_2, 0x0 },
166 { WM8996_CLOCKING_1, 0x10 },
167 { WM8996_CLOCKING_2, 0x0 },
168 { WM8996_AIF_RATE, 0x83 },
169 { WM8996_FLL_CONTROL_1, 0x0 },
170 { WM8996_FLL_CONTROL_2, 0x0 },
171 { WM8996_FLL_CONTROL_3, 0x0 },
172 { WM8996_FLL_CONTROL_4, 0x5dc0 },
173 { WM8996_FLL_CONTROL_5, 0xc84 },
174 { WM8996_FLL_EFS_1, 0x0 },
175 { WM8996_FLL_EFS_2, 0x2 },
176 { WM8996_AIF1_CONTROL, 0x0 },
177 { WM8996_AIF1_BCLK, 0x0 },
178 { WM8996_AIF1_TX_LRCLK_1, 0x80 },
179 { WM8996_AIF1_TX_LRCLK_2, 0x8 },
180 { WM8996_AIF1_RX_LRCLK_1, 0x80 },
181 { WM8996_AIF1_RX_LRCLK_2, 0x0 },
182 { WM8996_AIF1TX_DATA_CONFIGURATION_1, 0x1818 },
183 { WM8996_AIF1TX_DATA_CONFIGURATION_2, 0 },
184 { WM8996_AIF1RX_DATA_CONFIGURATION, 0x1818 },
185 { WM8996_AIF1TX_CHANNEL_0_CONFIGURATION, 0x0 },
186 { WM8996_AIF1TX_CHANNEL_1_CONFIGURATION, 0x0 },
187 { WM8996_AIF1TX_CHANNEL_2_CONFIGURATION, 0x0 },
188 { WM8996_AIF1TX_CHANNEL_3_CONFIGURATION, 0x0 },
189 { WM8996_AIF1TX_CHANNEL_4_CONFIGURATION, 0x0 },
190 { WM8996_AIF1TX_CHANNEL_5_CONFIGURATION, 0x0 },
191 { WM8996_AIF1RX_CHANNEL_0_CONFIGURATION, 0x0 },
192 { WM8996_AIF1RX_CHANNEL_1_CONFIGURATION, 0x0 },
193 { WM8996_AIF1RX_CHANNEL_2_CONFIGURATION, 0x0 },
194 { WM8996_AIF1RX_CHANNEL_3_CONFIGURATION, 0x0 },
195 { WM8996_AIF1RX_CHANNEL_4_CONFIGURATION, 0x0 },
196 { WM8996_AIF1RX_CHANNEL_5_CONFIGURATION, 0x0 },
197 { WM8996_AIF1RX_MONO_CONFIGURATION, 0x0 },
198 { WM8996_AIF1TX_TEST, 0x7 },
199 { WM8996_AIF2_CONTROL, 0x0 },
200 { WM8996_AIF2_BCLK, 0x0 },
201 { WM8996_AIF2_TX_LRCLK_1, 0x80 },
202 { WM8996_AIF2_TX_LRCLK_2, 0x8 },
203 { WM8996_AIF2_RX_LRCLK_1, 0x80 },
204 { WM8996_AIF2_RX_LRCLK_2, 0x0 },
205 { WM8996_AIF2TX_DATA_CONFIGURATION_1, 0x1818 },
206 { WM8996_AIF2RX_DATA_CONFIGURATION, 0x1818 },
207 { WM8996_AIF2RX_DATA_CONFIGURATION, 0x0 },
208 { WM8996_AIF2TX_CHANNEL_0_CONFIGURATION, 0x0 },
209 { WM8996_AIF2TX_CHANNEL_1_CONFIGURATION, 0x0 },
210 { WM8996_AIF2RX_CHANNEL_0_CONFIGURATION, 0x0 },
211 { WM8996_AIF2RX_CHANNEL_1_CONFIGURATION, 0x0 },
212 { WM8996_AIF2RX_MONO_CONFIGURATION, 0x0 },
213 { WM8996_AIF2TX_TEST, 0x1 },
214 { WM8996_DSP1_TX_LEFT_VOLUME, 0xc0 },
215 { WM8996_DSP1_TX_RIGHT_VOLUME, 0xc0 },
216 { WM8996_DSP1_RX_LEFT_VOLUME, 0xc0 },
217 { WM8996_DSP1_RX_RIGHT_VOLUME, 0xc0 },
218 { WM8996_DSP1_TX_FILTERS, 0x2000 },
219 { WM8996_DSP1_RX_FILTERS_1, 0x200 },
220 { WM8996_DSP1_RX_FILTERS_2, 0x10 },
221 { WM8996_DSP1_DRC_1, 0x98 },
222 { WM8996_DSP1_DRC_2, 0x845 },
223 { WM8996_DSP1_RX_EQ_GAINS_1, 0x6318 },
224 { WM8996_DSP1_RX_EQ_GAINS_2, 0x6300 },
225 { WM8996_DSP1_RX_EQ_BAND_1_A, 0xfca },
226 { WM8996_DSP1_RX_EQ_BAND_1_B, 0x400 },
227 { WM8996_DSP1_RX_EQ_BAND_1_PG, 0xd8 },
228 { WM8996_DSP1_RX_EQ_BAND_2_A, 0x1eb5 },
229 { WM8996_DSP1_RX_EQ_BAND_2_B, 0xf145 },
230 { WM8996_DSP1_RX_EQ_BAND_2_C, 0xb75 },
231 { WM8996_DSP1_RX_EQ_BAND_2_PG, 0x1c5 },
232 { WM8996_DSP1_RX_EQ_BAND_3_A, 0x1c58 },
233 { WM8996_DSP1_RX_EQ_BAND_3_B, 0xf373 },
234 { WM8996_DSP1_RX_EQ_BAND_3_C, 0xa54 },
235 { WM8996_DSP1_RX_EQ_BAND_3_PG, 0x558 },
236 { WM8996_DSP1_RX_EQ_BAND_4_A, 0x168e },
237 { WM8996_DSP1_RX_EQ_BAND_4_B, 0xf829 },
238 { WM8996_DSP1_RX_EQ_BAND_4_C, 0x7ad },
239 { WM8996_DSP1_RX_EQ_BAND_4_PG, 0x1103 },
240 { WM8996_DSP1_RX_EQ_BAND_5_A, 0x564 },
241 { WM8996_DSP1_RX_EQ_BAND_5_B, 0x559 },
242 { WM8996_DSP1_RX_EQ_BAND_5_PG, 0x4000 },
243 { WM8996_DSP2_TX_LEFT_VOLUME, 0xc0 },
244 { WM8996_DSP2_TX_RIGHT_VOLUME, 0xc0 },
245 { WM8996_DSP2_RX_LEFT_VOLUME, 0xc0 },
246 { WM8996_DSP2_RX_RIGHT_VOLUME, 0xc0 },
247 { WM8996_DSP2_TX_FILTERS, 0x2000 },
248 { WM8996_DSP2_RX_FILTERS_1, 0x200 },
249 { WM8996_DSP2_RX_FILTERS_2, 0x10 },
250 { WM8996_DSP2_DRC_1, 0x98 },
251 { WM8996_DSP2_DRC_2, 0x845 },
252 { WM8996_DSP2_RX_EQ_GAINS_1, 0x6318 },
253 { WM8996_DSP2_RX_EQ_GAINS_2, 0x6300 },
254 { WM8996_DSP2_RX_EQ_BAND_1_A, 0xfca },
255 { WM8996_DSP2_RX_EQ_BAND_1_B, 0x400 },
256 { WM8996_DSP2_RX_EQ_BAND_1_PG, 0xd8 },
257 { WM8996_DSP2_RX_EQ_BAND_2_A, 0x1eb5 },
258 { WM8996_DSP2_RX_EQ_BAND_2_B, 0xf145 },
259 { WM8996_DSP2_RX_EQ_BAND_2_C, 0xb75 },
260 { WM8996_DSP2_RX_EQ_BAND_2_PG, 0x1c5 },
261 { WM8996_DSP2_RX_EQ_BAND_3_A, 0x1c58 },
262 { WM8996_DSP2_RX_EQ_BAND_3_B, 0xf373 },
263 { WM8996_DSP2_RX_EQ_BAND_3_C, 0xa54 },
264 { WM8996_DSP2_RX_EQ_BAND_3_PG, 0x558 },
265 { WM8996_DSP2_RX_EQ_BAND_4_A, 0x168e },
266 { WM8996_DSP2_RX_EQ_BAND_4_B, 0xf829 },
267 { WM8996_DSP2_RX_EQ_BAND_4_C, 0x7ad },
268 { WM8996_DSP2_RX_EQ_BAND_4_PG, 0x1103 },
269 { WM8996_DSP2_RX_EQ_BAND_5_A, 0x564 },
270 { WM8996_DSP2_RX_EQ_BAND_5_B, 0x559 },
271 { WM8996_DSP2_RX_EQ_BAND_5_PG, 0x4000 },
272 { WM8996_DAC1_MIXER_VOLUMES, 0x0 },
273 { WM8996_DAC1_LEFT_MIXER_ROUTING, 0x0 },
274 { WM8996_DAC1_RIGHT_MIXER_ROUTING, 0x0 },
275 { WM8996_DAC2_MIXER_VOLUMES, 0x0 },
276 { WM8996_DAC2_LEFT_MIXER_ROUTING, 0x0 },
277 { WM8996_DAC2_RIGHT_MIXER_ROUTING, 0x0 },
278 { WM8996_DSP1_TX_LEFT_MIXER_ROUTING, 0x0 },
279 { WM8996_DSP1_TX_RIGHT_MIXER_ROUTING, 0x0 },
280 { WM8996_DSP2_TX_LEFT_MIXER_ROUTING, 0x0 },
281 { WM8996_DSP2_TX_RIGHT_MIXER_ROUTING, 0x0 },
282 { WM8996_DSP_TX_MIXER_SELECT, 0x0 },
283 { WM8996_DAC_SOFTMUTE, 0x0 },
284 { WM8996_OVERSAMPLING, 0xd },
285 { WM8996_SIDETONE, 0x1040 },
286 { WM8996_GPIO_1, 0xa101 },
287 { WM8996_GPIO_2, 0xa101 },
288 { WM8996_GPIO_3, 0xa101 },
289 { WM8996_GPIO_4, 0xa101 },
290 { WM8996_GPIO_5, 0xa101 },
291 { WM8996_PULL_CONTROL_1, 0x0 },
292 { WM8996_PULL_CONTROL_2, 0x140 },
293 { WM8996_INTERRUPT_STATUS_1_MASK, 0x1f },
294 { WM8996_INTERRUPT_STATUS_2_MASK, 0x1ecf },
295 { WM8996_LEFT_PDM_SPEAKER, 0x0 },
296 { WM8996_RIGHT_PDM_SPEAKER, 0x1 },
297 { WM8996_PDM_SPEAKER_MUTE_SEQUENCE, 0x69 },
298 { WM8996_PDM_SPEAKER_VOLUME, 0x66 },
a9ba6151
MB		 299};
300
301static const DECLARE_TLV_DB_SCALE(inpga_tlv, 0, 100, 0);
302static const DECLARE_TLV_DB_SCALE(sidetone_tlv, -3600, 150, 0);
303static const DECLARE_TLV_DB_SCALE(digital_tlv, -7200, 75, 1);
304static const DECLARE_TLV_DB_SCALE(out_digital_tlv, -1200, 150, 0);
305static const DECLARE_TLV_DB_SCALE(out_tlv, -900, 75, 0);
306static const DECLARE_TLV_DB_SCALE(spk_tlv, -900, 150, 0);
307static const DECLARE_TLV_DB_SCALE(eq_tlv, -1200, 100, 0);
18a4eef3 308static const DECLARE_TLV_DB_SCALE(threedstereo_tlv, -1600, 183, 1);
a9ba6151
MB		 309
310static const char *sidetone_hpf_text[] = {
311 "2.9kHz", "1.5kHz", "735Hz", "403Hz", "196Hz", "98Hz", "49Hz"
312};
313
5cca5a91
TI		 314static SOC_ENUM_SINGLE_DECL(sidetone_hpf,
315 WM8996_SIDETONE, 7, sidetone_hpf_text);
a9ba6151
MB		 316
317static const char *hpf_mode_text[] = {
318 "HiFi", "Custom", "Voice"
319};
320
5cca5a91
TI		 321static SOC_ENUM_SINGLE_DECL(dsp1tx_hpf_mode,
322 WM8996_DSP1_TX_FILTERS, 3, hpf_mode_text);
a9ba6151 323
5cca5a91
TI		 324static SOC_ENUM_SINGLE_DECL(dsp2tx_hpf_mode,
325 WM8996_DSP2_TX_FILTERS, 3, hpf_mode_text);
a9ba6151
MB		 326
327static const char *hpf_cutoff_text[] = {
328 "50Hz", "75Hz", "100Hz", "150Hz", "200Hz", "300Hz", "400Hz"
329};
330
5cca5a91
TI		 331static SOC_ENUM_SINGLE_DECL(dsp1tx_hpf_cutoff,
332 WM8996_DSP1_TX_FILTERS, 0, hpf_cutoff_text);
a9ba6151 333
5cca5a91
TI		 334static SOC_ENUM_SINGLE_DECL(dsp2tx_hpf_cutoff,
335 WM8996_DSP2_TX_FILTERS, 0, hpf_cutoff_text);
a9ba6151
MB		 336
337static void wm8996_set_retune_mobile(struct snd_soc_codec *codec, int block)
338{
339 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
340 struct wm8996_pdata *pdata = &wm8996->pdata;
341 int base, best, best_val, save, i, cfg, iface;
342
343 if (!wm8996->num_retune_mobile_texts)
344 return;
345
346 switch (block) {
347 case 0:
348 base = WM8996_DSP1_RX_EQ_GAINS_1;
349 if (snd_soc_read(codec, WM8996_POWER_MANAGEMENT_8) &
350 WM8996_DSP1RX_SRC)
351 iface = 1;
352 else
353 iface = 0;
354 break;
355 case 1:
356 base = WM8996_DSP1_RX_EQ_GAINS_2;
357 if (snd_soc_read(codec, WM8996_POWER_MANAGEMENT_8) &
358 WM8996_DSP2RX_SRC)
359 iface = 1;
360 else
361 iface = 0;
362 break;
363 default:
364 return;
365 }
366
367 /* Find the version of the currently selected configuration
368 * with the nearest sample rate. */
369 cfg = wm8996->retune_mobile_cfg[block];
370 best = 0;
371 best_val = INT_MAX;
372 for (i = 0; i < pdata->num_retune_mobile_cfgs; i++) {
373 if (strcmp(pdata->retune_mobile_cfgs[i].name,
374 wm8996->retune_mobile_texts[cfg]) == 0 &&
375 abs(pdata->retune_mobile_cfgs[i].rate
376 - wm8996->rx_rate[iface]) < best_val) {
377 best = i;
378 best_val = abs(pdata->retune_mobile_cfgs[i].rate
379 - wm8996->rx_rate[iface]);
380 }
381 }
382
383 dev_dbg(codec->dev, "ReTune Mobile %d %s/%dHz for %dHz sample rate\n",
384 block,
385 pdata->retune_mobile_cfgs[best].name,
386 pdata->retune_mobile_cfgs[best].rate,
387 wm8996->rx_rate[iface]);
388
389 /* The EQ will be disabled while reconfiguring it, remember the
390 * current configuration.
391 */
392 save = snd_soc_read(codec, base);
393 save &= WM8996_DSP1RX_EQ_ENA;
394
395 for (i = 0; i < ARRAY_SIZE(pdata->retune_mobile_cfgs[best].regs); i++)
396 snd_soc_update_bits(codec, base + i, 0xffff,
397 pdata->retune_mobile_cfgs[best].regs[i]);
398
399 snd_soc_update_bits(codec, base, WM8996_DSP1RX_EQ_ENA, save);
400}
401
402/* Icky as hell but saves code duplication */
403static int wm8996_get_retune_mobile_block(const char *name)
404{
405 if (strcmp(name, "DSP1 EQ Mode") == 0)
406 return 0;
407 if (strcmp(name, "DSP2 EQ Mode") == 0)
408 return 1;
409 return -EINVAL;
410}
411
412static int wm8996_put_retune_mobile_enum(struct snd_kcontrol *kcontrol,
413 struct snd_ctl_elem_value *ucontrol)
414{
ea53bf77 415 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
a9ba6151
MB		 416 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
417 struct wm8996_pdata *pdata = &wm8996->pdata;
418 int block = wm8996_get_retune_mobile_block(kcontrol->id.name);
419 int value = ucontrol->value.integer.value[0];
420
421 if (block < 0)
422 return block;
423
424 if (value >= pdata->num_retune_mobile_cfgs)
425 return -EINVAL;
426
427 wm8996->retune_mobile_cfg[block] = value;
428
429 wm8996_set_retune_mobile(codec, block);
430
431 return 0;
432}
433
434static int wm8996_get_retune_mobile_enum(struct snd_kcontrol *kcontrol,
435 struct snd_ctl_elem_value *ucontrol)
436{
ea53bf77 437 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
a9ba6151
MB		 438 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
439 int block = wm8996_get_retune_mobile_block(kcontrol->id.name);
440
fe329a1a
TI		 441 if (block < 0)
442 return block;
a9ba6151
MB		 443 ucontrol->value.enumerated.item[0] = wm8996->retune_mobile_cfg[block];
444
445 return 0;
446}
447
448static const struct snd_kcontrol_new wm8996_snd_controls[] = {
449SOC_DOUBLE_R_TLV("Capture Volume", WM8996_LEFT_LINE_INPUT_VOLUME,
450 WM8996_RIGHT_LINE_INPUT_VOLUME, 0, 31, 0, inpga_tlv),
451SOC_DOUBLE_R("Capture ZC Switch", WM8996_LEFT_LINE_INPUT_VOLUME,
452 WM8996_RIGHT_LINE_INPUT_VOLUME, 5, 1, 0),
453
454SOC_DOUBLE_TLV("DAC1 Sidetone Volume", WM8996_DAC1_MIXER_VOLUMES,
455 0, 5, 24, 0, sidetone_tlv),
456SOC_DOUBLE_TLV("DAC2 Sidetone Volume", WM8996_DAC2_MIXER_VOLUMES,
457 0, 5, 24, 0, sidetone_tlv),
458SOC_SINGLE("Sidetone LPF Switch", WM8996_SIDETONE, 12, 1, 0),
459SOC_ENUM("Sidetone HPF Cut-off", sidetone_hpf),
460SOC_SINGLE("Sidetone HPF Switch", WM8996_SIDETONE, 6, 1, 0),
461
462SOC_DOUBLE_R_TLV("DSP1 Capture Volume", WM8996_DSP1_TX_LEFT_VOLUME,
463 WM8996_DSP1_TX_RIGHT_VOLUME, 1, 96, 0, digital_tlv),
464SOC_DOUBLE_R_TLV("DSP2 Capture Volume", WM8996_DSP2_TX_LEFT_VOLUME,
465 WM8996_DSP2_TX_RIGHT_VOLUME, 1, 96, 0, digital_tlv),
466
467SOC_SINGLE("DSP1 Capture Notch Filter Switch", WM8996_DSP1_TX_FILTERS,
468 13, 1, 0),
469SOC_DOUBLE("DSP1 Capture HPF Switch", WM8996_DSP1_TX_FILTERS, 12, 11, 1, 0),
470SOC_ENUM("DSP1 Capture HPF Mode", dsp1tx_hpf_mode),
471SOC_ENUM("DSP1 Capture HPF Cutoff", dsp1tx_hpf_cutoff),
472
473SOC_SINGLE("DSP2 Capture Notch Filter Switch", WM8996_DSP2_TX_FILTERS,
474 13, 1, 0),
475SOC_DOUBLE("DSP2 Capture HPF Switch", WM8996_DSP2_TX_FILTERS, 12, 11, 1, 0),
476SOC_ENUM("DSP2 Capture HPF Mode", dsp2tx_hpf_mode),
477SOC_ENUM("DSP2 Capture HPF Cutoff", dsp2tx_hpf_cutoff),
478
479SOC_DOUBLE_R_TLV("DSP1 Playback Volume", WM8996_DSP1_RX_LEFT_VOLUME,
480 WM8996_DSP1_RX_RIGHT_VOLUME, 1, 112, 0, digital_tlv),
481SOC_SINGLE("DSP1 Playback Switch", WM8996_DSP1_RX_FILTERS_1, 9, 1, 1),
482
483SOC_DOUBLE_R_TLV("DSP2 Playback Volume", WM8996_DSP2_RX_LEFT_VOLUME,
484 WM8996_DSP2_RX_RIGHT_VOLUME, 1, 112, 0, digital_tlv),
485SOC_SINGLE("DSP2 Playback Switch", WM8996_DSP2_RX_FILTERS_1, 9, 1, 1),
486
487SOC_DOUBLE_R_TLV("DAC1 Volume", WM8996_DAC1_LEFT_VOLUME,
488 WM8996_DAC1_RIGHT_VOLUME, 1, 112, 0, digital_tlv),
489SOC_DOUBLE_R("DAC1 Switch", WM8996_DAC1_LEFT_VOLUME,
490 WM8996_DAC1_RIGHT_VOLUME, 9, 1, 1),
491
492SOC_DOUBLE_R_TLV("DAC2 Volume", WM8996_DAC2_LEFT_VOLUME,
493 WM8996_DAC2_RIGHT_VOLUME, 1, 112, 0, digital_tlv),
494SOC_DOUBLE_R("DAC2 Switch", WM8996_DAC2_LEFT_VOLUME,
495 WM8996_DAC2_RIGHT_VOLUME, 9, 1, 1),
496
497SOC_SINGLE("Speaker High Performance Switch", WM8996_OVERSAMPLING, 3, 1, 0),
498SOC_SINGLE("DMIC High Performance Switch", WM8996_OVERSAMPLING, 2, 1, 0),
499SOC_SINGLE("ADC High Performance Switch", WM8996_OVERSAMPLING, 1, 1, 0),
500SOC_SINGLE("DAC High Performance Switch", WM8996_OVERSAMPLING, 0, 1, 0),
501
502SOC_SINGLE("DAC Soft Mute Switch", WM8996_DAC_SOFTMUTE, 1, 1, 0),
503SOC_SINGLE("DAC Slow Soft Mute Switch", WM8996_DAC_SOFTMUTE, 0, 1, 0),
504
18a4eef3 505SOC_SINGLE("DSP1 3D Stereo Switch", WM8996_DSP1_RX_FILTERS_2, 8, 1, 0),
506SOC_SINGLE("DSP2 3D Stereo Switch", WM8996_DSP2_RX_FILTERS_2, 8, 1, 0),
507
508SOC_SINGLE_TLV("DSP1 3D Stereo Volume", WM8996_DSP1_RX_FILTERS_2, 10, 15,
509 0, threedstereo_tlv),
510SOC_SINGLE_TLV("DSP2 3D Stereo Volume", WM8996_DSP2_RX_FILTERS_2, 10, 15,
511 0, threedstereo_tlv),
512
a9ba6151
MB		 513SOC_DOUBLE_TLV("Digital Output 1 Volume", WM8996_DAC1_HPOUT1_VOLUME, 0, 4,
514 8, 0, out_digital_tlv),
515SOC_DOUBLE_TLV("Digital Output 2 Volume", WM8996_DAC2_HPOUT2_VOLUME, 0, 4,
516 8, 0, out_digital_tlv),
517
518SOC_DOUBLE_R_TLV("Output 1 Volume", WM8996_OUTPUT1_LEFT_VOLUME,
519 WM8996_OUTPUT1_RIGHT_VOLUME, 0, 12, 0, out_tlv),
520SOC_DOUBLE_R("Output 1 ZC Switch", WM8996_OUTPUT1_LEFT_VOLUME,
521 WM8996_OUTPUT1_RIGHT_VOLUME, 7, 1, 0),
522
523SOC_DOUBLE_R_TLV("Output 2 Volume", WM8996_OUTPUT2_LEFT_VOLUME,
524 WM8996_OUTPUT2_RIGHT_VOLUME, 0, 12, 0, out_tlv),
525SOC_DOUBLE_R("Output 2 ZC Switch", WM8996_OUTPUT2_LEFT_VOLUME,
526 WM8996_OUTPUT2_RIGHT_VOLUME, 7, 1, 0),
527
528SOC_DOUBLE_TLV("Speaker Volume", WM8996_PDM_SPEAKER_VOLUME, 0, 4, 8, 0,
529 spk_tlv),
530SOC_DOUBLE_R("Speaker Switch", WM8996_LEFT_PDM_SPEAKER,
531 WM8996_RIGHT_PDM_SPEAKER, 3, 1, 1),
532SOC_DOUBLE_R("Speaker ZC Switch", WM8996_LEFT_PDM_SPEAKER,
533 WM8996_RIGHT_PDM_SPEAKER, 2, 1, 0),
534
535SOC_SINGLE("DSP1 EQ Switch", WM8996_DSP1_RX_EQ_GAINS_1, 0, 1, 0),
536SOC_SINGLE("DSP2 EQ Switch", WM8996_DSP2_RX_EQ_GAINS_1, 0, 1, 0),
bcec267a
KT		 537
538SOC_SINGLE("DSP1 DRC TXL Switch", WM8996_DSP1_DRC_1, 0, 1, 0),
539SOC_SINGLE("DSP1 DRC TXR Switch", WM8996_DSP1_DRC_1, 1, 1, 0),
540SOC_SINGLE("DSP1 DRC RX Switch", WM8996_DSP1_DRC_1, 2, 1, 0),
29e3cc15
MB		 541SND_SOC_BYTES_MASK("DSP1 DRC", WM8996_DSP1_DRC_1, 5,
542 WM8996_DSP1RX_DRC_ENA | WM8996_DSP1TXL_DRC_ENA |
543 WM8996_DSP1TXR_DRC_ENA),
bcec267a
KT		 544
545SOC_SINGLE("DSP2 DRC TXL Switch", WM8996_DSP2_DRC_1, 0, 1, 0),
546SOC_SINGLE("DSP2 DRC TXR Switch", WM8996_DSP2_DRC_1, 1, 1, 0),
547SOC_SINGLE("DSP2 DRC RX Switch", WM8996_DSP2_DRC_1, 2, 1, 0),
29e3cc15
MB		 548SND_SOC_BYTES_MASK("DSP2 DRC", WM8996_DSP2_DRC_1, 5,
549 WM8996_DSP2RX_DRC_ENA | WM8996_DSP2TXL_DRC_ENA |
550 WM8996_DSP2TXR_DRC_ENA),
a9ba6151
MB		 551};
552
553static const struct snd_kcontrol_new wm8996_eq_controls[] = {
554SOC_SINGLE_TLV("DSP1 EQ B1 Volume", WM8996_DSP1_RX_EQ_GAINS_1, 11, 31, 0,
555 eq_tlv),
556SOC_SINGLE_TLV("DSP1 EQ B2 Volume", WM8996_DSP1_RX_EQ_GAINS_1, 6, 31, 0,
557 eq_tlv),
558SOC_SINGLE_TLV("DSP1 EQ B3 Volume", WM8996_DSP1_RX_EQ_GAINS_1, 1, 31, 0,
559 eq_tlv),
560SOC_SINGLE_TLV("DSP1 EQ B4 Volume", WM8996_DSP1_RX_EQ_GAINS_2, 11, 31, 0,
561 eq_tlv),
562SOC_SINGLE_TLV("DSP1 EQ B5 Volume", WM8996_DSP1_RX_EQ_GAINS_2, 6, 31, 0,
563 eq_tlv),
564
565SOC_SINGLE_TLV("DSP2 EQ B1 Volume", WM8996_DSP2_RX_EQ_GAINS_1, 11, 31, 0,
566 eq_tlv),
567SOC_SINGLE_TLV("DSP2 EQ B2 Volume", WM8996_DSP2_RX_EQ_GAINS_1, 6, 31, 0,
568 eq_tlv),
569SOC_SINGLE_TLV("DSP2 EQ B3 Volume", WM8996_DSP2_RX_EQ_GAINS_1, 1, 31, 0,
570 eq_tlv),
571SOC_SINGLE_TLV("DSP2 EQ B4 Volume", WM8996_DSP2_RX_EQ_GAINS_2, 11, 31, 0,
572 eq_tlv),
573SOC_SINGLE_TLV("DSP2 EQ B5 Volume", WM8996_DSP2_RX_EQ_GAINS_2, 6, 31, 0,
574 eq_tlv),
575};
576
ded71dcb
MB		 577static void wm8996_bg_enable(struct snd_soc_codec *codec)
578{
579 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
580
581 wm8996->bg_ena++;
582 if (wm8996->bg_ena == 1) {
583 snd_soc_update_bits(codec, WM8996_POWER_MANAGEMENT_1,
584 WM8996_BG_ENA, WM8996_BG_ENA);
585 msleep(2);
586 }
587}
588
589static void wm8996_bg_disable(struct snd_soc_codec *codec)
590{
591 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
592
593 wm8996->bg_ena--;
594 if (!wm8996->bg_ena)
595 snd_soc_update_bits(codec, WM8996_POWER_MANAGEMENT_1,
596 WM8996_BG_ENA, 0);
597}
598
8259df12
MB		 599static int bg_event(struct snd_soc_dapm_widget *w,
600 struct snd_kcontrol *kcontrol, int event)
601{
00748490 602 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
8259df12
MB		 603 int ret = 0;
604
605 switch (event) {
ded71dcb
MB		 606 case SND_SOC_DAPM_PRE_PMU:
607 wm8996_bg_enable(codec);
608 break;
609 case SND_SOC_DAPM_POST_PMD:
610 wm8996_bg_disable(codec);
8259df12
MB		 611 break;
612 default:
d8e9a544 613 WARN(1, "Invalid event %d\n", event);
8259df12
MB		 614 ret = -EINVAL;
615 }
616
617 return ret;
618}
619
a9ba6151
MB		 620static int cp_event(struct snd_soc_dapm_widget *w,
621 struct snd_kcontrol *kcontrol, int event)
622{
623 switch (event) {
624 case SND_SOC_DAPM_POST_PMU:
625 msleep(5);
626 break;
627 default:
d8e9a544 628 WARN(1, "Invalid event %d\n", event);
a9ba6151
MB		 629 }
630
4a086e4c 631 return 0;
a9ba6151
MB		 632}
633
634static int rmv_short_event(struct snd_soc_dapm_widget *w,
635 struct snd_kcontrol *kcontrol, int event)
636{
00748490
LPC		 637 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
638 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
a9ba6151
MB		 639
640 /* Record which outputs we enabled */
641 switch (event) {
642 case SND_SOC_DAPM_PRE_PMD:
643 wm8996->hpout_pending &= ~w->shift;
644 break;
645 case SND_SOC_DAPM_PRE_PMU:
646 wm8996->hpout_pending |= w->shift;
647 break;
648 default:
d8e9a544 649 WARN(1, "Invalid event %d\n", event);
a9ba6151
MB		 650 return -EINVAL;
651 }
652
653 return 0;
654}
655
656static void wait_for_dc_servo(struct snd_soc_codec *codec, u16 mask)
657{
658 struct i2c_client *i2c = to_i2c_client(codec->dev);
659 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
f998f257 660 int ret;
a9ba6151
MB		 661 unsigned long timeout = 200;
662
663 snd_soc_write(codec, WM8996_DC_SERVO_2, mask);
664
665 /* Use the interrupt if possible */
666 do {
667 if (i2c->irq) {
668 timeout = wait_for_completion_timeout(&wm8996->dcs_done,
669 msecs_to_jiffies(200));
670 if (timeout == 0)
671 dev_err(codec->dev, "DC servo timed out\n");
672
673 } else {
674 msleep(1);
f998f257 675 timeout--;
a9ba6151
MB		 676 }
677
678 ret = snd_soc_read(codec, WM8996_DC_SERVO_2);
679 dev_dbg(codec->dev, "DC servo state: %x\n", ret);
f998f257 680 } while (timeout && ret & mask);
a9ba6151
MB		 681
682 if (timeout == 0)
683 dev_err(codec->dev, "DC servo timed out for %x\n", mask);
684 else
685 dev_dbg(codec->dev, "DC servo complete for %x\n", mask);
686}
687
688static void wm8996_seq_notifier(struct snd_soc_dapm_context *dapm,
689 enum snd_soc_dapm_type event, int subseq)
690{
e73a2571 691 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(dapm);
a9ba6151
MB		 692 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
693 u16 val, mask;
694
695 /* Complete any pending DC servo starts */
696 if (wm8996->dcs_pending) {
697 dev_dbg(codec->dev, "Starting DC servo for %x\n",
698 wm8996->dcs_pending);
699
700 /* Trigger a startup sequence */
701 wait_for_dc_servo(codec, wm8996->dcs_pending
702 << WM8996_DCS_TRIG_STARTUP_0_SHIFT);
703
704 wm8996->dcs_pending = 0;
705 }
706
707 if (wm8996->hpout_pending != wm8996->hpout_ena) {
708 dev_dbg(codec->dev, "Applying RMV_SHORTs %x->%x\n",
709 wm8996->hpout_ena, wm8996->hpout_pending);
710
711 val = 0;
712 mask = 0;
713 if (wm8996->hpout_pending & HPOUT1L) {
5b596483
MB		 714 val |= WM8996_HPOUT1L_RMV_SHORT | WM8996_HPOUT1L_OUTP;
715 mask |= WM8996_HPOUT1L_RMV_SHORT | WM8996_HPOUT1L_OUTP;
a9ba6151
MB		 716 } else {
717 mask |= WM8996_HPOUT1L_RMV_SHORT |
718 WM8996_HPOUT1L_OUTP |
719 WM8996_HPOUT1L_DLY;
720 }
721
722 if (wm8996->hpout_pending & HPOUT1R) {
5b596483
MB		 723 val |= WM8996_HPOUT1R_RMV_SHORT | WM8996_HPOUT1R_OUTP;
724 mask |= WM8996_HPOUT1R_RMV_SHORT | WM8996_HPOUT1R_OUTP;
a9ba6151
MB		 725 } else {
726 mask |= WM8996_HPOUT1R_RMV_SHORT |
727 WM8996_HPOUT1R_OUTP |
728 WM8996_HPOUT1R_DLY;
729 }
730
731 snd_soc_update_bits(codec, WM8996_ANALOGUE_HP_1, mask, val);
732
733 val = 0;
734 mask = 0;
735 if (wm8996->hpout_pending & HPOUT2L) {
5b596483
MB		 736 val |= WM8996_HPOUT2L_RMV_SHORT | WM8996_HPOUT2L_OUTP;
737 mask |= WM8996_HPOUT2L_RMV_SHORT | WM8996_HPOUT2L_OUTP;
a9ba6151
MB		 738 } else {
739 mask |= WM8996_HPOUT2L_RMV_SHORT |
740 WM8996_HPOUT2L_OUTP |
741 WM8996_HPOUT2L_DLY;
742 }
743
744 if (wm8996->hpout_pending & HPOUT2R) {
5b596483
MB		 745 val |= WM8996_HPOUT2R_RMV_SHORT | WM8996_HPOUT2R_OUTP;
746 mask |= WM8996_HPOUT2R_RMV_SHORT | WM8996_HPOUT2R_OUTP;
a9ba6151
MB		 747 } else {
748 mask |= WM8996_HPOUT2R_RMV_SHORT |
749 WM8996_HPOUT2R_OUTP |
750 WM8996_HPOUT2R_DLY;
751 }
752
753 snd_soc_update_bits(codec, WM8996_ANALOGUE_HP_2, mask, val);
754
755 wm8996->hpout_ena = wm8996->hpout_pending;
756 }
757}
758
759static int dcs_start(struct snd_soc_dapm_widget *w,
760 struct snd_kcontrol *kcontrol, int event)
761{
00748490
LPC		 762 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
763 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
a9ba6151
MB		 764
765 switch (event) {
766 case SND_SOC_DAPM_POST_PMU:
767 wm8996->dcs_pending |= 1 << w->shift;
768 break;
769 default:
d8e9a544 770 WARN(1, "Invalid event %d\n", event);
a9ba6151
MB		 771 return -EINVAL;
772 }
773
774 return 0;
775}
776
777static const char *sidetone_text[] = {
778 "IN1", "IN2",
779};
780
5cca5a91
TI		 781static SOC_ENUM_SINGLE_DECL(left_sidetone_enum,
782 WM8996_SIDETONE, 0, sidetone_text);
a9ba6151
MB		 783
784static const struct snd_kcontrol_new left_sidetone =
785 SOC_DAPM_ENUM("Left Sidetone", left_sidetone_enum);
786
5cca5a91
TI		 787static SOC_ENUM_SINGLE_DECL(right_sidetone_enum,
788 WM8996_SIDETONE, 1, sidetone_text);
a9ba6151
MB		 789
790static const struct snd_kcontrol_new right_sidetone =
791 SOC_DAPM_ENUM("Right Sidetone", right_sidetone_enum);
792
793static const char *spk_text[] = {
794 "DAC1L", "DAC1R", "DAC2L", "DAC2R"
795};
796
5cca5a91
TI		 797static SOC_ENUM_SINGLE_DECL(spkl_enum,
798 WM8996_LEFT_PDM_SPEAKER, 0, spk_text);
a9ba6151
MB		 799
800static const struct snd_kcontrol_new spkl_mux =
801 SOC_DAPM_ENUM("SPKL", spkl_enum);
802
5cca5a91
TI		 803static SOC_ENUM_SINGLE_DECL(spkr_enum,
804 WM8996_RIGHT_PDM_SPEAKER, 0, spk_text);
a9ba6151
MB		 805
806static const struct snd_kcontrol_new spkr_mux =
807 SOC_DAPM_ENUM("SPKR", spkr_enum);
808
809static const char *dsp1rx_text[] = {
810 "AIF1", "AIF2"
811};
812
5cca5a91
TI		 813static SOC_ENUM_SINGLE_DECL(dsp1rx_enum,
814 WM8996_POWER_MANAGEMENT_8, 0, dsp1rx_text);
a9ba6151
MB		 815
816static const struct snd_kcontrol_new dsp1rx =
817 SOC_DAPM_ENUM("DSP1RX", dsp1rx_enum);
818
819static const char *dsp2rx_text[] = {
820 "AIF2", "AIF1"
821};
822
5cca5a91
TI		 823static SOC_ENUM_SINGLE_DECL(dsp2rx_enum,
824 WM8996_POWER_MANAGEMENT_8, 4, dsp2rx_text);
a9ba6151
MB		 825
826static const struct snd_kcontrol_new dsp2rx =
827 SOC_DAPM_ENUM("DSP2RX", dsp2rx_enum);
828
829static const char *aif2tx_text[] = {
830 "DSP2", "DSP1", "AIF1"
831};
832
5cca5a91
TI		 833static SOC_ENUM_SINGLE_DECL(aif2tx_enum,
834 WM8996_POWER_MANAGEMENT_8, 6, aif2tx_text);
a9ba6151
MB		 835
836static const struct snd_kcontrol_new aif2tx =
837 SOC_DAPM_ENUM("AIF2TX", aif2tx_enum);
838
839static const char *inmux_text[] = {
840 "ADC", "DMIC1", "DMIC2"
841};
842
5cca5a91
TI		 843static SOC_ENUM_SINGLE_DECL(in1_enum,
844 WM8996_POWER_MANAGEMENT_7, 0, inmux_text);
a9ba6151
MB		 845
846static const struct snd_kcontrol_new in1_mux =
847 SOC_DAPM_ENUM("IN1 Mux", in1_enum);
848
5cca5a91
TI		 849static SOC_ENUM_SINGLE_DECL(in2_enum,
850 WM8996_POWER_MANAGEMENT_7, 4, inmux_text);
a9ba6151
MB		 851
852static const struct snd_kcontrol_new in2_mux =
853 SOC_DAPM_ENUM("IN2 Mux", in2_enum);
854
855static const struct snd_kcontrol_new dac2r_mix[] = {
856SOC_DAPM_SINGLE("Right Sidetone Switch", WM8996_DAC2_RIGHT_MIXER_ROUTING,
857 5, 1, 0),
858SOC_DAPM_SINGLE("Left Sidetone Switch", WM8996_DAC2_RIGHT_MIXER_ROUTING,
859 4, 1, 0),
860SOC_DAPM_SINGLE("DSP2 Switch", WM8996_DAC2_RIGHT_MIXER_ROUTING, 1, 1, 0),
861SOC_DAPM_SINGLE("DSP1 Switch", WM8996_DAC2_RIGHT_MIXER_ROUTING, 0, 1, 0),
862};
863
864static const struct snd_kcontrol_new dac2l_mix[] = {
865SOC_DAPM_SINGLE("Right Sidetone Switch", WM8996_DAC2_LEFT_MIXER_ROUTING,
866 5, 1, 0),
867SOC_DAPM_SINGLE("Left Sidetone Switch", WM8996_DAC2_LEFT_MIXER_ROUTING,
868 4, 1, 0),
869SOC_DAPM_SINGLE("DSP2 Switch", WM8996_DAC2_LEFT_MIXER_ROUTING, 1, 1, 0),
870SOC_DAPM_SINGLE("DSP1 Switch", WM8996_DAC2_LEFT_MIXER_ROUTING, 0, 1, 0),
871};
872
873static const struct snd_kcontrol_new dac1r_mix[] = {
874SOC_DAPM_SINGLE("Right Sidetone Switch", WM8996_DAC1_RIGHT_MIXER_ROUTING,
875 5, 1, 0),
876SOC_DAPM_SINGLE("Left Sidetone Switch", WM8996_DAC1_RIGHT_MIXER_ROUTING,
877 4, 1, 0),
878SOC_DAPM_SINGLE("DSP2 Switch", WM8996_DAC1_RIGHT_MIXER_ROUTING, 1, 1, 0),
879SOC_DAPM_SINGLE("DSP1 Switch", WM8996_DAC1_RIGHT_MIXER_ROUTING, 0, 1, 0),
880};
881
882static const struct snd_kcontrol_new dac1l_mix[] = {
883SOC_DAPM_SINGLE("Right Sidetone Switch", WM8996_DAC1_LEFT_MIXER_ROUTING,
884 5, 1, 0),
885SOC_DAPM_SINGLE("Left Sidetone Switch", WM8996_DAC1_LEFT_MIXER_ROUTING,
886 4, 1, 0),
887SOC_DAPM_SINGLE("DSP2 Switch", WM8996_DAC1_LEFT_MIXER_ROUTING, 1, 1, 0),
888SOC_DAPM_SINGLE("DSP1 Switch", WM8996_DAC1_LEFT_MIXER_ROUTING, 0, 1, 0),
889};
890
891static const struct snd_kcontrol_new dsp1txl[] = {
892SOC_DAPM_SINGLE("IN1 Switch", WM8996_DSP1_TX_LEFT_MIXER_ROUTING,
893 1, 1, 0),
894SOC_DAPM_SINGLE("DAC Switch", WM8996_DSP1_TX_LEFT_MIXER_ROUTING,
895 0, 1, 0),
896};
897
898static const struct snd_kcontrol_new dsp1txr[] = {
899SOC_DAPM_SINGLE("IN1 Switch", WM8996_DSP1_TX_RIGHT_MIXER_ROUTING,
900 1, 1, 0),
901SOC_DAPM_SINGLE("DAC Switch", WM8996_DSP1_TX_RIGHT_MIXER_ROUTING,
902 0, 1, 0),
903};
904
905static const struct snd_kcontrol_new dsp2txl[] = {
906SOC_DAPM_SINGLE("IN1 Switch", WM8996_DSP2_TX_LEFT_MIXER_ROUTING,
907 1, 1, 0),
908SOC_DAPM_SINGLE("DAC Switch", WM8996_DSP2_TX_LEFT_MIXER_ROUTING,
909 0, 1, 0),
910};
911
912static const struct snd_kcontrol_new dsp2txr[] = {
913SOC_DAPM_SINGLE("IN1 Switch", WM8996_DSP2_TX_RIGHT_MIXER_ROUTING,
914 1, 1, 0),
915SOC_DAPM_SINGLE("DAC Switch", WM8996_DSP2_TX_RIGHT_MIXER_ROUTING,
916 0, 1, 0),
917};
918
919
920static const struct snd_soc_dapm_widget wm8996_dapm_widgets[] = {
921SND_SOC_DAPM_INPUT("IN1LN"),
922SND_SOC_DAPM_INPUT("IN1LP"),
923SND_SOC_DAPM_INPUT("IN1RN"),
924SND_SOC_DAPM_INPUT("IN1RP"),
925
926SND_SOC_DAPM_INPUT("IN2LN"),
927SND_SOC_DAPM_INPUT("IN2LP"),
928SND_SOC_DAPM_INPUT("IN2RN"),
929SND_SOC_DAPM_INPUT("IN2RP"),
930
931SND_SOC_DAPM_INPUT("DMIC1DAT"),
932SND_SOC_DAPM_INPUT("DMIC2DAT"),
933
822b4b8d 934SND_SOC_DAPM_REGULATOR_SUPPLY("CPVDD", 20, 0),
a9ba6151
MB		 935SND_SOC_DAPM_SUPPLY_S("SYSCLK", 1, WM8996_AIF_CLOCKING_1, 0, 0, NULL, 0),
936SND_SOC_DAPM_SUPPLY_S("SYSDSPCLK", 2, WM8996_CLOCKING_1, 1, 0, NULL, 0),
937SND_SOC_DAPM_SUPPLY_S("AIFCLK", 2, WM8996_CLOCKING_1, 2, 0, NULL, 0),
938SND_SOC_DAPM_SUPPLY_S("Charge Pump", 2, WM8996_CHARGE_PUMP_1, 15, 0, cp_event,
4a086e4c 939 SND_SOC_DAPM_POST_PMU),
ded71dcb
MB		 940SND_SOC_DAPM_SUPPLY("Bandgap", SND_SOC_NOPM, 0, 0, bg_event,
941 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
a9ba6151 942SND_SOC_DAPM_SUPPLY("LDO2", WM8996_POWER_MANAGEMENT_2, 1, 0, NULL, 0),
889c85c5
MB		 943SND_SOC_DAPM_SUPPLY("MICB1 Audio", WM8996_MICBIAS_1, 4, 1, NULL, 0),
944SND_SOC_DAPM_SUPPLY("MICB2 Audio", WM8996_MICBIAS_2, 4, 1, NULL, 0),
a9ba6151
MB		 945SND_SOC_DAPM_MICBIAS("MICB2", WM8996_POWER_MANAGEMENT_1, 9, 0),
946SND_SOC_DAPM_MICBIAS("MICB1", WM8996_POWER_MANAGEMENT_1, 8, 0),
947
948SND_SOC_DAPM_PGA("IN1L PGA", WM8996_POWER_MANAGEMENT_2, 5, 0, NULL, 0),
949SND_SOC_DAPM_PGA("IN1R PGA", WM8996_POWER_MANAGEMENT_2, 4, 0, NULL, 0),
950
7691cd74
MB		 951SND_SOC_DAPM_MUX("IN1L Mux", WM8996_POWER_MANAGEMENT_7, 2, 0, &in1_mux),
952SND_SOC_DAPM_MUX("IN1R Mux", WM8996_POWER_MANAGEMENT_7, 3, 0, &in1_mux),
953SND_SOC_DAPM_MUX("IN2L Mux", WM8996_POWER_MANAGEMENT_7, 6, 0, &in2_mux),
954SND_SOC_DAPM_MUX("IN2R Mux", WM8996_POWER_MANAGEMENT_7, 7, 0, &in2_mux),
a9ba6151
MB		 955
956SND_SOC_DAPM_SUPPLY("DMIC2", WM8996_POWER_MANAGEMENT_7, 9, 0, NULL, 0),
957SND_SOC_DAPM_SUPPLY("DMIC1", WM8996_POWER_MANAGEMENT_7, 8, 0, NULL, 0),
958
959SND_SOC_DAPM_ADC("DMIC2L", NULL, WM8996_POWER_MANAGEMENT_3, 5, 0),
960SND_SOC_DAPM_ADC("DMIC2R", NULL, WM8996_POWER_MANAGEMENT_3, 4, 0),
961SND_SOC_DAPM_ADC("DMIC1L", NULL, WM8996_POWER_MANAGEMENT_3, 3, 0),
962SND_SOC_DAPM_ADC("DMIC1R", NULL, WM8996_POWER_MANAGEMENT_3, 2, 0),
963
964SND_SOC_DAPM_ADC("ADCL", NULL, WM8996_POWER_MANAGEMENT_3, 1, 0),
965SND_SOC_DAPM_ADC("ADCR", NULL, WM8996_POWER_MANAGEMENT_3, 0, 0),
966
967SND_SOC_DAPM_MUX("Left Sidetone", SND_SOC_NOPM, 0, 0, &left_sidetone),
968SND_SOC_DAPM_MUX("Right Sidetone", SND_SOC_NOPM, 0, 0, &right_sidetone),
969
970SND_SOC_DAPM_AIF_IN("DSP2RXL", NULL, 0, WM8996_POWER_MANAGEMENT_3, 11, 0),
971SND_SOC_DAPM_AIF_IN("DSP2RXR", NULL, 1, WM8996_POWER_MANAGEMENT_3, 10, 0),
972SND_SOC_DAPM_AIF_IN("DSP1RXL", NULL, 0, WM8996_POWER_MANAGEMENT_3, 9, 0),
973SND_SOC_DAPM_AIF_IN("DSP1RXR", NULL, 1, WM8996_POWER_MANAGEMENT_3, 8, 0),
974
975SND_SOC_DAPM_MIXER("DSP2TXL", WM8996_POWER_MANAGEMENT_5, 11, 0,
976 dsp2txl, ARRAY_SIZE(dsp2txl)),
977SND_SOC_DAPM_MIXER("DSP2TXR", WM8996_POWER_MANAGEMENT_5, 10, 0,
978 dsp2txr, ARRAY_SIZE(dsp2txr)),
979SND_SOC_DAPM_MIXER("DSP1TXL", WM8996_POWER_MANAGEMENT_5, 9, 0,
980 dsp1txl, ARRAY_SIZE(dsp1txl)),
981SND_SOC_DAPM_MIXER("DSP1TXR", WM8996_POWER_MANAGEMENT_5, 8, 0,
982 dsp1txr, ARRAY_SIZE(dsp1txr)),
983
984SND_SOC_DAPM_MIXER("DAC2L Mixer", SND_SOC_NOPM, 0, 0,
985 dac2l_mix, ARRAY_SIZE(dac2l_mix)),
986SND_SOC_DAPM_MIXER("DAC2R Mixer", SND_SOC_NOPM, 0, 0,
987 dac2r_mix, ARRAY_SIZE(dac2r_mix)),
988SND_SOC_DAPM_MIXER("DAC1L Mixer", SND_SOC_NOPM, 0, 0,
989 dac1l_mix, ARRAY_SIZE(dac1l_mix)),
990SND_SOC_DAPM_MIXER("DAC1R Mixer", SND_SOC_NOPM, 0, 0,
991 dac1r_mix, ARRAY_SIZE(dac1r_mix)),
992
993SND_SOC_DAPM_DAC("DAC2L", NULL, WM8996_POWER_MANAGEMENT_5, 3, 0),
994SND_SOC_DAPM_DAC("DAC2R", NULL, WM8996_POWER_MANAGEMENT_5, 2, 0),
995SND_SOC_DAPM_DAC("DAC1L", NULL, WM8996_POWER_MANAGEMENT_5, 1, 0),
996SND_SOC_DAPM_DAC("DAC1R", NULL, WM8996_POWER_MANAGEMENT_5, 0, 0),
997
1ec1cdfb
MB		 998SND_SOC_DAPM_AIF_IN("AIF2RX1", NULL, 0, WM8996_POWER_MANAGEMENT_4, 9, 0),
999SND_SOC_DAPM_AIF_IN("AIF2RX0", NULL, 1, WM8996_POWER_MANAGEMENT_4, 8, 0),
1000
1001SND_SOC_DAPM_AIF_OUT("AIF2TX1", NULL, 0, WM8996_POWER_MANAGEMENT_6, 9, 0),
1002SND_SOC_DAPM_AIF_OUT("AIF2TX0", NULL, 1, WM8996_POWER_MANAGEMENT_6, 8, 0),
1003
1004SND_SOC_DAPM_AIF_IN("AIF1RX5", NULL, 5, WM8996_POWER_MANAGEMENT_4, 5, 0),
1005SND_SOC_DAPM_AIF_IN("AIF1RX4", NULL, 4, WM8996_POWER_MANAGEMENT_4, 4, 0),
1006SND_SOC_DAPM_AIF_IN("AIF1RX3", NULL, 3, WM8996_POWER_MANAGEMENT_4, 3, 0),
1007SND_SOC_DAPM_AIF_IN("AIF1RX2", NULL, 2, WM8996_POWER_MANAGEMENT_4, 2, 0),
1008SND_SOC_DAPM_AIF_IN("AIF1RX1", NULL, 1, WM8996_POWER_MANAGEMENT_4, 1, 0),
1009SND_SOC_DAPM_AIF_IN("AIF1RX0", NULL, 0, WM8996_POWER_MANAGEMENT_4, 0, 0),
1010
1011SND_SOC_DAPM_AIF_OUT("AIF1TX5", NULL, 5, WM8996_POWER_MANAGEMENT_6, 5, 0),
1012SND_SOC_DAPM_AIF_OUT("AIF1TX4", NULL, 4, WM8996_POWER_MANAGEMENT_6, 4, 0),
1013SND_SOC_DAPM_AIF_OUT("AIF1TX3", NULL, 3, WM8996_POWER_MANAGEMENT_6, 3, 0),
1014SND_SOC_DAPM_AIF_OUT("AIF1TX2", NULL, 2, WM8996_POWER_MANAGEMENT_6, 2, 0),
1015SND_SOC_DAPM_AIF_OUT("AIF1TX1", NULL, 1, WM8996_POWER_MANAGEMENT_6, 1, 0),
1016SND_SOC_DAPM_AIF_OUT("AIF1TX0", NULL, 0, WM8996_POWER_MANAGEMENT_6, 0, 0),
a9ba6151
MB		 1017
1018/* We route as stereo pairs so define some dummy widgets to squash
1019 * things down for now. RXA = 0,1, RXB = 2,3 and so on */
1020SND_SOC_DAPM_PGA("AIF1RXA", SND_SOC_NOPM, 0, 0, NULL, 0),
1021SND_SOC_DAPM_PGA("AIF1RXB", SND_SOC_NOPM, 0, 0, NULL, 0),
1022SND_SOC_DAPM_PGA("AIF1RXC", SND_SOC_NOPM, 0, 0, NULL, 0),
1023SND_SOC_DAPM_PGA("AIF2RX", SND_SOC_NOPM, 0, 0, NULL, 0),
1024SND_SOC_DAPM_PGA("DSP2TX", SND_SOC_NOPM, 0, 0, NULL, 0),
1025
1026SND_SOC_DAPM_MUX("DSP1RX", SND_SOC_NOPM, 0, 0, &dsp1rx),
1027SND_SOC_DAPM_MUX("DSP2RX", SND_SOC_NOPM, 0, 0, &dsp2rx),
1028SND_SOC_DAPM_MUX("AIF2TX", SND_SOC_NOPM, 0, 0, &aif2tx),
1029
1030SND_SOC_DAPM_MUX("SPKL", SND_SOC_NOPM, 0, 0, &spkl_mux),
1031SND_SOC_DAPM_MUX("SPKR", SND_SOC_NOPM, 0, 0, &spkr_mux),
1032SND_SOC_DAPM_PGA("SPKL PGA", WM8996_LEFT_PDM_SPEAKER, 4, 0, NULL, 0),
1033SND_SOC_DAPM_PGA("SPKR PGA", WM8996_RIGHT_PDM_SPEAKER, 4, 0, NULL, 0),
1034
1035SND_SOC_DAPM_PGA_S("HPOUT2L PGA", 0, WM8996_POWER_MANAGEMENT_1, 7, 0, NULL, 0),
1036SND_SOC_DAPM_PGA_S("HPOUT2L_DLY", 1, WM8996_ANALOGUE_HP_2, 5, 0, NULL, 0),
1037SND_SOC_DAPM_PGA_S("HPOUT2L_DCS", 2, WM8996_DC_SERVO_1, 2, 0, dcs_start,
1038 SND_SOC_DAPM_POST_PMU),
a9ba6151
MB		 1039SND_SOC_DAPM_PGA_S("HPOUT2L_RMV_SHORT", 3, SND_SOC_NOPM, HPOUT2L, 0,
1040 rmv_short_event,
1041 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
1042
1043SND_SOC_DAPM_PGA_S("HPOUT2R PGA", 0, WM8996_POWER_MANAGEMENT_1, 6, 0,NULL, 0),
1044SND_SOC_DAPM_PGA_S("HPOUT2R_DLY", 1, WM8996_ANALOGUE_HP_2, 1, 0, NULL, 0),
1045SND_SOC_DAPM_PGA_S("HPOUT2R_DCS", 2, WM8996_DC_SERVO_1, 3, 0, dcs_start,
1046 SND_SOC_DAPM_POST_PMU),
a9ba6151
MB		 1047SND_SOC_DAPM_PGA_S("HPOUT2R_RMV_SHORT", 3, SND_SOC_NOPM, HPOUT2R, 0,
1048 rmv_short_event,
1049 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
1050
1051SND_SOC_DAPM_PGA_S("HPOUT1L PGA", 0, WM8996_POWER_MANAGEMENT_1, 5, 0, NULL, 0),
1052SND_SOC_DAPM_PGA_S("HPOUT1L_DLY", 1, WM8996_ANALOGUE_HP_1, 5, 0, NULL, 0),
1053SND_SOC_DAPM_PGA_S("HPOUT1L_DCS", 2, WM8996_DC_SERVO_1, 0, 0, dcs_start,
1054 SND_SOC_DAPM_POST_PMU),
a9ba6151
MB		 1055SND_SOC_DAPM_PGA_S("HPOUT1L_RMV_SHORT", 3, SND_SOC_NOPM, HPOUT1L, 0,
1056 rmv_short_event,
1057 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
1058
1059SND_SOC_DAPM_PGA_S("HPOUT1R PGA", 0, WM8996_POWER_MANAGEMENT_1, 4, 0, NULL, 0),
1060SND_SOC_DAPM_PGA_S("HPOUT1R_DLY", 1, WM8996_ANALOGUE_HP_1, 1, 0, NULL, 0),
1061SND_SOC_DAPM_PGA_S("HPOUT1R_DCS", 2, WM8996_DC_SERVO_1, 1, 0, dcs_start,
1062 SND_SOC_DAPM_POST_PMU),
a9ba6151
MB		 1063SND_SOC_DAPM_PGA_S("HPOUT1R_RMV_SHORT", 3, SND_SOC_NOPM, HPOUT1R, 0,
1064 rmv_short_event,
1065 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
1066
1067SND_SOC_DAPM_OUTPUT("HPOUT1L"),
1068SND_SOC_DAPM_OUTPUT("HPOUT1R"),
1069SND_SOC_DAPM_OUTPUT("HPOUT2L"),
1070SND_SOC_DAPM_OUTPUT("HPOUT2R"),
1071SND_SOC_DAPM_OUTPUT("SPKDAT"),
1072};
1073
1074static const struct snd_soc_dapm_route wm8996_dapm_routes[] = {
1075 { "AIFCLK", NULL, "SYSCLK" },
1076 { "SYSDSPCLK", NULL, "SYSCLK" },
1077 { "Charge Pump", NULL, "SYSCLK" },
4a086e4c 1078 { "Charge Pump", NULL, "CPVDD" },
a9ba6151
MB		 1079
1080 { "MICB1", NULL, "LDO2" },
889c85c5 1081 { "MICB1", NULL, "MICB1 Audio" },
8259df12 1082 { "MICB1", NULL, "Bandgap" },
a9ba6151 1083 { "MICB2", NULL, "LDO2" },
889c85c5 1084 { "MICB2", NULL, "MICB2 Audio" },
8259df12 1085 { "MICB2", NULL, "Bandgap" },
a9ba6151 1086
1ec1cdfb
MB		 1087 { "AIF1RX0", NULL, "AIF1 Playback" },
1088 { "AIF1RX1", NULL, "AIF1 Playback" },
1089 { "AIF1RX2", NULL, "AIF1 Playback" },
1090 { "AIF1RX3", NULL, "AIF1 Playback" },
1091 { "AIF1RX4", NULL, "AIF1 Playback" },
1092 { "AIF1RX5", NULL, "AIF1 Playback" },
1093
1094 { "AIF2RX0", NULL, "AIF2 Playback" },
1095 { "AIF2RX1", NULL, "AIF2 Playback" },
1096
1097 { "AIF1 Capture", NULL, "AIF1TX0" },
1098 { "AIF1 Capture", NULL, "AIF1TX1" },
1099 { "AIF1 Capture", NULL, "AIF1TX2" },
1100 { "AIF1 Capture", NULL, "AIF1TX3" },
1101 { "AIF1 Capture", NULL, "AIF1TX4" },
1102 { "AIF1 Capture", NULL, "AIF1TX5" },
1103
1104 { "AIF2 Capture", NULL, "AIF2TX0" },
1105 { "AIF2 Capture", NULL, "AIF2TX1" },
1106
a9ba6151
MB		 1107 { "IN1L PGA", NULL, "IN2LN" },
1108 { "IN1L PGA", NULL, "IN2LP" },
1109 { "IN1L PGA", NULL, "IN1LN" },
1110 { "IN1L PGA", NULL, "IN1LP" },
8259df12 1111 { "IN1L PGA", NULL, "Bandgap" },
a9ba6151
MB		 1112
1113 { "IN1R PGA", NULL, "IN2RN" },
1114 { "IN1R PGA", NULL, "IN2RP" },
1115 { "IN1R PGA", NULL, "IN1RN" },
1116 { "IN1R PGA", NULL, "IN1RP" },
8259df12 1117 { "IN1R PGA", NULL, "Bandgap" },
a9ba6151
MB		 1118
1119 { "ADCL", NULL, "IN1L PGA" },
1120
1121 { "ADCR", NULL, "IN1R PGA" },
1122
1123 { "DMIC1L", NULL, "DMIC1DAT" },
1124 { "DMIC1R", NULL, "DMIC1DAT" },
1125 { "DMIC2L", NULL, "DMIC2DAT" },
1126 { "DMIC2R", NULL, "DMIC2DAT" },
1127
1128 { "DMIC2L", NULL, "DMIC2" },
1129 { "DMIC2R", NULL, "DMIC2" },
1130 { "DMIC1L", NULL, "DMIC1" },
1131 { "DMIC1R", NULL, "DMIC1" },
1132
1133 { "IN1L Mux", "ADC", "ADCL" },
1134 { "IN1L Mux", "DMIC1", "DMIC1L" },
1135 { "IN1L Mux", "DMIC2", "DMIC2L" },
1136
1137 { "IN1R Mux", "ADC", "ADCR" },
1138 { "IN1R Mux", "DMIC1", "DMIC1R" },
1139 { "IN1R Mux", "DMIC2", "DMIC2R" },
1140
1141 { "IN2L Mux", "ADC", "ADCL" },
1142 { "IN2L Mux", "DMIC1", "DMIC1L" },
1143 { "IN2L Mux", "DMIC2", "DMIC2L" },
1144
1145 { "IN2R Mux", "ADC", "ADCR" },
1146 { "IN2R Mux", "DMIC1", "DMIC1R" },
1147 { "IN2R Mux", "DMIC2", "DMIC2R" },
1148
1149 { "Left Sidetone", "IN1", "IN1L Mux" },
1150 { "Left Sidetone", "IN2", "IN2L Mux" },
1151
1152 { "Right Sidetone", "IN1", "IN1R Mux" },
1153 { "Right Sidetone", "IN2", "IN2R Mux" },
1154
1155 { "DSP1TXL", "IN1 Switch", "IN1L Mux" },
1156 { "DSP1TXR", "IN1 Switch", "IN1R Mux" },
1157
1158 { "DSP2TXL", "IN1 Switch", "IN2L Mux" },
1159 { "DSP2TXR", "IN1 Switch", "IN2R Mux" },
1160
1161 { "AIF1TX0", NULL, "DSP1TXL" },
1162 { "AIF1TX1", NULL, "DSP1TXR" },
1163 { "AIF1TX2", NULL, "DSP2TXL" },
1164 { "AIF1TX3", NULL, "DSP2TXR" },
1165 { "AIF1TX4", NULL, "AIF2RX0" },
1166 { "AIF1TX5", NULL, "AIF2RX1" },
1167
1168 { "AIF1RX0", NULL, "AIFCLK" },
1169 { "AIF1RX1", NULL, "AIFCLK" },
1170 { "AIF1RX2", NULL, "AIFCLK" },
1171 { "AIF1RX3", NULL, "AIFCLK" },
1172 { "AIF1RX4", NULL, "AIFCLK" },
1173 { "AIF1RX5", NULL, "AIFCLK" },
1174
1175 { "AIF2RX0", NULL, "AIFCLK" },
1176 { "AIF2RX1", NULL, "AIFCLK" },
1177
4f41adfd
MB		 1178 { "AIF1TX0", NULL, "AIFCLK" },
1179 { "AIF1TX1", NULL, "AIFCLK" },
1180 { "AIF1TX2", NULL, "AIFCLK" },
1181 { "AIF1TX3", NULL, "AIFCLK" },
1182 { "AIF1TX4", NULL, "AIFCLK" },
1183 { "AIF1TX5", NULL, "AIFCLK" },
1184
1185 { "AIF2TX0", NULL, "AIFCLK" },
1186 { "AIF2TX1", NULL, "AIFCLK" },
1187
a9ba6151
MB		 1188 { "DSP1RXL", NULL, "SYSDSPCLK" },
1189 { "DSP1RXR", NULL, "SYSDSPCLK" },
1190 { "DSP2RXL", NULL, "SYSDSPCLK" },
1191 { "DSP2RXR", NULL, "SYSDSPCLK" },
1192 { "DSP1TXL", NULL, "SYSDSPCLK" },
1193 { "DSP1TXR", NULL, "SYSDSPCLK" },
1194 { "DSP2TXL", NULL, "SYSDSPCLK" },
1195 { "DSP2TXR", NULL, "SYSDSPCLK" },
1196
1197 { "AIF1RXA", NULL, "AIF1RX0" },
1198 { "AIF1RXA", NULL, "AIF1RX1" },
1199 { "AIF1RXB", NULL, "AIF1RX2" },
1200 { "AIF1RXB", NULL, "AIF1RX3" },
1201 { "AIF1RXC", NULL, "AIF1RX4" },
1202 { "AIF1RXC", NULL, "AIF1RX5" },
1203
1204 { "AIF2RX", NULL, "AIF2RX0" },
1205 { "AIF2RX", NULL, "AIF2RX1" },
1206
1207 { "AIF2TX", "DSP2", "DSP2TX" },
1208 { "AIF2TX", "DSP1", "DSP1RX" },
1209 { "AIF2TX", "AIF1", "AIF1RXC" },
1210
1211 { "DSP1RXL", NULL, "DSP1RX" },
1212 { "DSP1RXR", NULL, "DSP1RX" },
1213 { "DSP2RXL", NULL, "DSP2RX" },
1214 { "DSP2RXR", NULL, "DSP2RX" },
1215
1216 { "DSP2TX", NULL, "DSP2TXL" },
1217 { "DSP2TX", NULL, "DSP2TXR" },
1218
1219 { "DSP1RX", "AIF1", "AIF1RXA" },
1220 { "DSP1RX", "AIF2", "AIF2RX" },
1221
1222 { "DSP2RX", "AIF1", "AIF1RXB" },
1223 { "DSP2RX", "AIF2", "AIF2RX" },
1224
1225 { "DAC2L Mixer", "DSP2 Switch", "DSP2RXL" },
1226 { "DAC2L Mixer", "DSP1 Switch", "DSP1RXL" },
1227 { "DAC2L Mixer", "Right Sidetone Switch", "Right Sidetone" },
1228 { "DAC2L Mixer", "Left Sidetone Switch", "Left Sidetone" },
1229
1230 { "DAC2R Mixer", "DSP2 Switch", "DSP2RXR" },
1231 { "DAC2R Mixer", "DSP1 Switch", "DSP1RXR" },
1232 { "DAC2R Mixer", "Right Sidetone Switch", "Right Sidetone" },
1233 { "DAC2R Mixer", "Left Sidetone Switch", "Left Sidetone" },
1234
1235 { "DAC1L Mixer", "DSP2 Switch", "DSP2RXL" },
1236 { "DAC1L Mixer", "DSP1 Switch", "DSP1RXL" },
1237 { "DAC1L Mixer", "Right Sidetone Switch", "Right Sidetone" },
1238 { "DAC1L Mixer", "Left Sidetone Switch", "Left Sidetone" },
1239
1240 { "DAC1R Mixer", "DSP2 Switch", "DSP2RXR" },
1241 { "DAC1R Mixer", "DSP1 Switch", "DSP1RXR" },
1242 { "DAC1R Mixer", "Right Sidetone Switch", "Right Sidetone" },
1243 { "DAC1R Mixer", "Left Sidetone Switch", "Left Sidetone" },
1244
1245 { "DAC1L", NULL, "DAC1L Mixer" },
1246 { "DAC1R", NULL, "DAC1R Mixer" },
1247 { "DAC2L", NULL, "DAC2L Mixer" },
1248 { "DAC2R", NULL, "DAC2R Mixer" },
1249
1250 { "HPOUT2L PGA", NULL, "Charge Pump" },
8259df12 1251 { "HPOUT2L PGA", NULL, "Bandgap" },
a9ba6151
MB		 1252 { "HPOUT2L PGA", NULL, "DAC2L" },
1253 { "HPOUT2L_DLY", NULL, "HPOUT2L PGA" },
1254 { "HPOUT2L_DCS", NULL, "HPOUT2L_DLY" },
5b596483 1255 { "HPOUT2L_RMV_SHORT", NULL, "HPOUT2L_DCS" },
a9ba6151
MB		 1256
1257 { "HPOUT2R PGA", NULL, "Charge Pump" },
8259df12 1258 { "HPOUT2R PGA", NULL, "Bandgap" },
a9ba6151
MB		 1259 { "HPOUT2R PGA", NULL, "DAC2R" },
1260 { "HPOUT2R_DLY", NULL, "HPOUT2R PGA" },
1261 { "HPOUT2R_DCS", NULL, "HPOUT2R_DLY" },
5b596483 1262 { "HPOUT2R_RMV_SHORT", NULL, "HPOUT2R_DCS" },
a9ba6151
MB		 1263
1264 { "HPOUT1L PGA", NULL, "Charge Pump" },
8259df12 1265 { "HPOUT1L PGA", NULL, "Bandgap" },
a9ba6151
MB		 1266 { "HPOUT1L PGA", NULL, "DAC1L" },
1267 { "HPOUT1L_DLY", NULL, "HPOUT1L PGA" },
1268 { "HPOUT1L_DCS", NULL, "HPOUT1L_DLY" },
5b596483 1269 { "HPOUT1L_RMV_SHORT", NULL, "HPOUT1L_DCS" },
a9ba6151
MB		 1270
1271 { "HPOUT1R PGA", NULL, "Charge Pump" },
8259df12 1272 { "HPOUT1R PGA", NULL, "Bandgap" },
a9ba6151
MB		 1273 { "HPOUT1R PGA", NULL, "DAC1R" },
1274 { "HPOUT1R_DLY", NULL, "HPOUT1R PGA" },
1275 { "HPOUT1R_DCS", NULL, "HPOUT1R_DLY" },
5b596483 1276 { "HPOUT1R_RMV_SHORT", NULL, "HPOUT1R_DCS" },
a9ba6151
MB		 1277
1278 { "HPOUT2L", NULL, "HPOUT2L_RMV_SHORT" },
1279 { "HPOUT2R", NULL, "HPOUT2R_RMV_SHORT" },
1280 { "HPOUT1L", NULL, "HPOUT1L_RMV_SHORT" },
1281 { "HPOUT1R", NULL, "HPOUT1R_RMV_SHORT" },
1282
1283 { "SPKL", "DAC1L", "DAC1L" },
1284 { "SPKL", "DAC1R", "DAC1R" },
1285 { "SPKL", "DAC2L", "DAC2L" },
1286 { "SPKL", "DAC2R", "DAC2R" },
1287
1288 { "SPKR", "DAC1L", "DAC1L" },
1289 { "SPKR", "DAC1R", "DAC1R" },
1290 { "SPKR", "DAC2L", "DAC2L" },
1291 { "SPKR", "DAC2R", "DAC2R" },
1292
1293 { "SPKL PGA", NULL, "SPKL" },
1294 { "SPKR PGA", NULL, "SPKR" },
1295
1296 { "SPKDAT", NULL, "SPKL PGA" },
1297 { "SPKDAT", NULL, "SPKR PGA" },
1298};
1299
79172746 1300static bool wm8996_readable_register(struct device *dev, unsigned int reg)
a9ba6151
MB		 1301{
1302 /* Due to the sparseness of the register map the compiler
1303 * output from an explicit switch statement ends up being much
1304 * more efficient than a table.
1305 */
1306 switch (reg) {
1307 case WM8996_SOFTWARE_RESET:
1308 case WM8996_POWER_MANAGEMENT_1:
1309 case WM8996_POWER_MANAGEMENT_2:
1310 case WM8996_POWER_MANAGEMENT_3:
1311 case WM8996_POWER_MANAGEMENT_4:
1312 case WM8996_POWER_MANAGEMENT_5:
1313 case WM8996_POWER_MANAGEMENT_6:
1314 case WM8996_POWER_MANAGEMENT_7:
1315 case WM8996_POWER_MANAGEMENT_8:
1316 case WM8996_LEFT_LINE_INPUT_VOLUME:
1317 case WM8996_RIGHT_LINE_INPUT_VOLUME:
1318 case WM8996_LINE_INPUT_CONTROL:
1319 case WM8996_DAC1_HPOUT1_VOLUME:
1320 case WM8996_DAC2_HPOUT2_VOLUME:
1321 case WM8996_DAC1_LEFT_VOLUME:
1322 case WM8996_DAC1_RIGHT_VOLUME:
1323 case WM8996_DAC2_LEFT_VOLUME:
1324 case WM8996_DAC2_RIGHT_VOLUME:
1325 case WM8996_OUTPUT1_LEFT_VOLUME:
1326 case WM8996_OUTPUT1_RIGHT_VOLUME:
1327 case WM8996_OUTPUT2_LEFT_VOLUME:
1328 case WM8996_OUTPUT2_RIGHT_VOLUME:
1329 case WM8996_MICBIAS_1:
1330 case WM8996_MICBIAS_2:
1331 case WM8996_LDO_1:
1332 case WM8996_LDO_2:
1333 case WM8996_ACCESSORY_DETECT_MODE_1:
1334 case WM8996_ACCESSORY_DETECT_MODE_2:
1335 case WM8996_HEADPHONE_DETECT_1:
1336 case WM8996_HEADPHONE_DETECT_2:
1337 case WM8996_MIC_DETECT_1:
1338 case WM8996_MIC_DETECT_2:
1339 case WM8996_MIC_DETECT_3:
1340 case WM8996_CHARGE_PUMP_1:
1341 case WM8996_CHARGE_PUMP_2:
1342 case WM8996_DC_SERVO_1:
1343 case WM8996_DC_SERVO_2:
1344 case WM8996_DC_SERVO_3:
1345 case WM8996_DC_SERVO_5:
1346 case WM8996_DC_SERVO_6:
1347 case WM8996_DC_SERVO_7:
1348 case WM8996_DC_SERVO_READBACK_0:
1349 case WM8996_ANALOGUE_HP_1:
1350 case WM8996_ANALOGUE_HP_2:
1351 case WM8996_CHIP_REVISION:
1352 case WM8996_CONTROL_INTERFACE_1:
1353 case WM8996_WRITE_SEQUENCER_CTRL_1:
1354 case WM8996_WRITE_SEQUENCER_CTRL_2:
1355 case WM8996_AIF_CLOCKING_1:
1356 case WM8996_AIF_CLOCKING_2:
1357 case WM8996_CLOCKING_1:
1358 case WM8996_CLOCKING_2:
1359 case WM8996_AIF_RATE:
1360 case WM8996_FLL_CONTROL_1:
1361 case WM8996_FLL_CONTROL_2:
1362 case WM8996_FLL_CONTROL_3:
1363 case WM8996_FLL_CONTROL_4:
1364 case WM8996_FLL_CONTROL_5:
1365 case WM8996_FLL_CONTROL_6:
1366 case WM8996_FLL_EFS_1:
1367 case WM8996_FLL_EFS_2:
1368 case WM8996_AIF1_CONTROL:
1369 case WM8996_AIF1_BCLK:
1370 case WM8996_AIF1_TX_LRCLK_1:
1371 case WM8996_AIF1_TX_LRCLK_2:
1372 case WM8996_AIF1_RX_LRCLK_1:
1373 case WM8996_AIF1_RX_LRCLK_2:
1374 case WM8996_AIF1TX_DATA_CONFIGURATION_1:
1375 case WM8996_AIF1TX_DATA_CONFIGURATION_2:
1376 case WM8996_AIF1RX_DATA_CONFIGURATION:
1377 case WM8996_AIF1TX_CHANNEL_0_CONFIGURATION:
1378 case WM8996_AIF1TX_CHANNEL_1_CONFIGURATION:
1379 case WM8996_AIF1TX_CHANNEL_2_CONFIGURATION:
1380 case WM8996_AIF1TX_CHANNEL_3_CONFIGURATION:
1381 case WM8996_AIF1TX_CHANNEL_4_CONFIGURATION:
1382 case WM8996_AIF1TX_CHANNEL_5_CONFIGURATION:
1383 case WM8996_AIF1RX_CHANNEL_0_CONFIGURATION:
1384 case WM8996_AIF1RX_CHANNEL_1_CONFIGURATION:
1385 case WM8996_AIF1RX_CHANNEL_2_CONFIGURATION:
1386 case WM8996_AIF1RX_CHANNEL_3_CONFIGURATION:
1387 case WM8996_AIF1RX_CHANNEL_4_CONFIGURATION:
1388 case WM8996_AIF1RX_CHANNEL_5_CONFIGURATION:
1389 case WM8996_AIF1RX_MONO_CONFIGURATION:
1390 case WM8996_AIF1TX_TEST:
1391 case WM8996_AIF2_CONTROL:
1392 case WM8996_AIF2_BCLK:
1393 case WM8996_AIF2_TX_LRCLK_1:
1394 case WM8996_AIF2_TX_LRCLK_2:
1395 case WM8996_AIF2_RX_LRCLK_1:
1396 case WM8996_AIF2_RX_LRCLK_2:
1397 case WM8996_AIF2TX_DATA_CONFIGURATION_1:
1398 case WM8996_AIF2TX_DATA_CONFIGURATION_2:
1399 case WM8996_AIF2RX_DATA_CONFIGURATION:
1400 case WM8996_AIF2TX_CHANNEL_0_CONFIGURATION:
1401 case WM8996_AIF2TX_CHANNEL_1_CONFIGURATION:
1402 case WM8996_AIF2RX_CHANNEL_0_CONFIGURATION:
1403 case WM8996_AIF2RX_CHANNEL_1_CONFIGURATION:
1404 case WM8996_AIF2RX_MONO_CONFIGURATION:
1405 case WM8996_AIF2TX_TEST:
1406 case WM8996_DSP1_TX_LEFT_VOLUME:
1407 case WM8996_DSP1_TX_RIGHT_VOLUME:
1408 case WM8996_DSP1_RX_LEFT_VOLUME:
1409 case WM8996_DSP1_RX_RIGHT_VOLUME:
1410 case WM8996_DSP1_TX_FILTERS:
1411 case WM8996_DSP1_RX_FILTERS_1:
1412 case WM8996_DSP1_RX_FILTERS_2:
1413 case WM8996_DSP1_DRC_1:
1414 case WM8996_DSP1_DRC_2:
1415 case WM8996_DSP1_DRC_3:
1416 case WM8996_DSP1_DRC_4:
1417 case WM8996_DSP1_DRC_5:
1418 case WM8996_DSP1_RX_EQ_GAINS_1:
1419 case WM8996_DSP1_RX_EQ_GAINS_2:
1420 case WM8996_DSP1_RX_EQ_BAND_1_A:
1421 case WM8996_DSP1_RX_EQ_BAND_1_B:
1422 case WM8996_DSP1_RX_EQ_BAND_1_PG:
1423 case WM8996_DSP1_RX_EQ_BAND_2_A:
1424 case WM8996_DSP1_RX_EQ_BAND_2_B:
1425 case WM8996_DSP1_RX_EQ_BAND_2_C:
1426 case WM8996_DSP1_RX_EQ_BAND_2_PG:
1427 case WM8996_DSP1_RX_EQ_BAND_3_A:
1428 case WM8996_DSP1_RX_EQ_BAND_3_B:
1429 case WM8996_DSP1_RX_EQ_BAND_3_C:
1430 case WM8996_DSP1_RX_EQ_BAND_3_PG:
1431 case WM8996_DSP1_RX_EQ_BAND_4_A:
1432 case WM8996_DSP1_RX_EQ_BAND_4_B:
1433 case WM8996_DSP1_RX_EQ_BAND_4_C:
1434 case WM8996_DSP1_RX_EQ_BAND_4_PG:
1435 case WM8996_DSP1_RX_EQ_BAND_5_A:
1436 case WM8996_DSP1_RX_EQ_BAND_5_B:
1437 case WM8996_DSP1_RX_EQ_BAND_5_PG:
1438 case WM8996_DSP2_TX_LEFT_VOLUME:
1439 case WM8996_DSP2_TX_RIGHT_VOLUME:
1440 case WM8996_DSP2_RX_LEFT_VOLUME:
1441 case WM8996_DSP2_RX_RIGHT_VOLUME:
1442 case WM8996_DSP2_TX_FILTERS:
1443 case WM8996_DSP2_RX_FILTERS_1:
1444 case WM8996_DSP2_RX_FILTERS_2:
1445 case WM8996_DSP2_DRC_1:
1446 case WM8996_DSP2_DRC_2:
1447 case WM8996_DSP2_DRC_3:
1448 case WM8996_DSP2_DRC_4:
1449 case WM8996_DSP2_DRC_5:
1450 case WM8996_DSP2_RX_EQ_GAINS_1:
1451 case WM8996_DSP2_RX_EQ_GAINS_2:
1452 case WM8996_DSP2_RX_EQ_BAND_1_A:
1453 case WM8996_DSP2_RX_EQ_BAND_1_B:
1454 case WM8996_DSP2_RX_EQ_BAND_1_PG:
1455 case WM8996_DSP2_RX_EQ_BAND_2_A:
1456 case WM8996_DSP2_RX_EQ_BAND_2_B:
1457 case WM8996_DSP2_RX_EQ_BAND_2_C:
1458 case WM8996_DSP2_RX_EQ_BAND_2_PG:
1459 case WM8996_DSP2_RX_EQ_BAND_3_A:
1460 case WM8996_DSP2_RX_EQ_BAND_3_B:
1461 case WM8996_DSP2_RX_EQ_BAND_3_C:
1462 case WM8996_DSP2_RX_EQ_BAND_3_PG:
1463 case WM8996_DSP2_RX_EQ_BAND_4_A:
1464 case WM8996_DSP2_RX_EQ_BAND_4_B:
1465 case WM8996_DSP2_RX_EQ_BAND_4_C:
1466 case WM8996_DSP2_RX_EQ_BAND_4_PG:
1467 case WM8996_DSP2_RX_EQ_BAND_5_A:
1468 case WM8996_DSP2_RX_EQ_BAND_5_B:
1469 case WM8996_DSP2_RX_EQ_BAND_5_PG:
1470 case WM8996_DAC1_MIXER_VOLUMES:
1471 case WM8996_DAC1_LEFT_MIXER_ROUTING:
1472 case WM8996_DAC1_RIGHT_MIXER_ROUTING:
1473 case WM8996_DAC2_MIXER_VOLUMES:
1474 case WM8996_DAC2_LEFT_MIXER_ROUTING:
1475 case WM8996_DAC2_RIGHT_MIXER_ROUTING:
1476 case WM8996_DSP1_TX_LEFT_MIXER_ROUTING:
1477 case WM8996_DSP1_TX_RIGHT_MIXER_ROUTING:
1478 case WM8996_DSP2_TX_LEFT_MIXER_ROUTING:
1479 case WM8996_DSP2_TX_RIGHT_MIXER_ROUTING:
1480 case WM8996_DSP_TX_MIXER_SELECT:
1481 case WM8996_DAC_SOFTMUTE:
1482 case WM8996_OVERSAMPLING:
1483 case WM8996_SIDETONE:
1484 case WM8996_GPIO_1:
1485 case WM8996_GPIO_2:
1486 case WM8996_GPIO_3:
1487 case WM8996_GPIO_4:
1488 case WM8996_GPIO_5:
1489 case WM8996_PULL_CONTROL_1:
1490 case WM8996_PULL_CONTROL_2:
1491 case WM8996_INTERRUPT_STATUS_1:
1492 case WM8996_INTERRUPT_STATUS_2:
1493 case WM8996_INTERRUPT_RAW_STATUS_2:
1494 case WM8996_INTERRUPT_STATUS_1_MASK:
1495 case WM8996_INTERRUPT_STATUS_2_MASK:
1496 case WM8996_INTERRUPT_CONTROL:
1497 case WM8996_LEFT_PDM_SPEAKER:
1498 case WM8996_RIGHT_PDM_SPEAKER:
1499 case WM8996_PDM_SPEAKER_MUTE_SEQUENCE:
1500 case WM8996_PDM_SPEAKER_VOLUME:
1501 return 1;
1502 default:
1503 return 0;
1504 }
1505}
1506
79172746 1507static bool wm8996_volatile_register(struct device *dev, unsigned int reg)
a9ba6151
MB		 1508{
1509 switch (reg) {
1510 case WM8996_SOFTWARE_RESET:
1511 case WM8996_CHIP_REVISION:
1512 case WM8996_LDO_1:
1513 case WM8996_LDO_2:
1514 case WM8996_INTERRUPT_STATUS_1:
1515 case WM8996_INTERRUPT_STATUS_2:
1516 case WM8996_INTERRUPT_RAW_STATUS_2:
1517 case WM8996_DC_SERVO_READBACK_0:
1518 case WM8996_DC_SERVO_2:
1519 case WM8996_DC_SERVO_6:
1520 case WM8996_DC_SERVO_7:
1521 case WM8996_FLL_CONTROL_6:
1522 case WM8996_MIC_DETECT_3:
1523 case WM8996_HEADPHONE_DETECT_1:
1524 case WM8996_HEADPHONE_DETECT_2:
1525 return 1;
1526 default:
1527 return 0;
1528 }
1529}
1530
a9ba6151
MB		 1531static const int bclk_divs[] = {
1532 1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96
1533};
1534
1535static void wm8996_update_bclk(struct snd_soc_codec *codec)
1536{
1537 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
1538 int aif, best, cur_val, bclk_rate, bclk_reg, i;
1539
1540 /* Don't bother if we're in a low frequency idle mode that
1541 * can't support audio.
1542 */
1543 if (wm8996->sysclk < 64000)
1544 return;
1545
1546 for (aif = 0; aif < WM8996_AIFS; aif++) {
1547 switch (aif) {
1548 case 0:
1549 bclk_reg = WM8996_AIF1_BCLK;
1550 break;
1551 case 1:
1552 bclk_reg = WM8996_AIF2_BCLK;
1553 break;
1554 }
1555
1556 bclk_rate = wm8996->bclk_rate[aif];
1557
1558 /* Pick a divisor for BCLK as close as we can get to ideal */
1559 best = 0;
1560 for (i = 0; i < ARRAY_SIZE(bclk_divs); i++) {
1561 cur_val = (wm8996->sysclk / bclk_divs[i]) - bclk_rate;
1562 if (cur_val < 0) /* BCLK table is sorted */
1563 break;
1564 best = i;
1565 }
1566 bclk_rate = wm8996->sysclk / bclk_divs[best];
1567 dev_dbg(codec->dev, "Using BCLK_DIV %d for actual BCLK %dHz\n",
1568 bclk_divs[best], bclk_rate);
1569
1570 snd_soc_update_bits(codec, bclk_reg,
1571 WM8996_AIF1_BCLK_DIV_MASK, best);
1572 }
1573}
1574
1575static int wm8996_set_bias_level(struct snd_soc_codec *codec,
1576 enum snd_soc_bias_level level)
1577{
1578 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
1579 int ret;
1580
1581 switch (level) {
1582 case SND_SOC_BIAS_ON:
501bf035 1583 break;
a9ba6151 1584 case SND_SOC_BIAS_PREPARE:
501bf035
MB		 1585 /* Put the MICBIASes into regulating mode */
1586 snd_soc_update_bits(codec, WM8996_MICBIAS_1,
1587 WM8996_MICB1_MODE, 0);
1588 snd_soc_update_bits(codec, WM8996_MICBIAS_2,
1589 WM8996_MICB2_MODE, 0);
a9ba6151
MB		 1590 break;
1591
1592 case SND_SOC_BIAS_STANDBY:
6a141e46 1593 if (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF) {
a9ba6151
MB		 1594 ret = regulator_bulk_enable(ARRAY_SIZE(wm8996->supplies),
1595 wm8996->supplies);
1596 if (ret != 0) {
1597 dev_err(codec->dev,
1598 "Failed to enable supplies: %d\n",
1599 ret);
1600 return ret;
1601 }
1602
1603 if (wm8996->pdata.ldo_ena >= 0) {
1604 gpio_set_value_cansleep(wm8996->pdata.ldo_ena,
1605 1);
1606 msleep(5);
1607 }
1608
b7c1b730
LPC		 1609 regcache_cache_only(wm8996->regmap, false);
1610 regcache_sync(wm8996->regmap);
a9ba6151 1611 }
501bf035
MB		 1612
1613 /* Bypass the MICBIASes for lowest power */
1614 snd_soc_update_bits(codec, WM8996_MICBIAS_1,
1615 WM8996_MICB1_MODE, WM8996_MICB1_MODE);
1616 snd_soc_update_bits(codec, WM8996_MICBIAS_2,
1617 WM8996_MICB2_MODE, WM8996_MICB2_MODE);
a9ba6151
MB		 1618 break;
1619
1620 case SND_SOC_BIAS_OFF:
b7c1b730 1621 regcache_cache_only(wm8996->regmap, true);
d4b3d0fb 1622 if (wm8996->pdata.ldo_ena >= 0) {
a9ba6151 1623 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 0);
b7c1b730 1624 regcache_cache_only(wm8996->regmap, true);
d4b3d0fb 1625 }
a9ba6151
MB		 1626 regulator_bulk_disable(ARRAY_SIZE(wm8996->supplies),
1627 wm8996->supplies);
1628 break;
1629 }
1630
a9ba6151
MB		 1631 return 0;
1632}
1633
1634static int wm8996_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
1635{
1636 struct snd_soc_codec *codec = dai->codec;
1637 int aifctrl = 0;
1638 int bclk = 0;
1639 int lrclk_tx = 0;
1640 int lrclk_rx = 0;
1641 int aifctrl_reg, bclk_reg, lrclk_tx_reg, lrclk_rx_reg;
1642
1643 switch (dai->id) {
1644 case 0:
1645 aifctrl_reg = WM8996_AIF1_CONTROL;
1646 bclk_reg = WM8996_AIF1_BCLK;
1647 lrclk_tx_reg = WM8996_AIF1_TX_LRCLK_2;
1648 lrclk_rx_reg = WM8996_AIF1_RX_LRCLK_2;
1649 break;
1650 case 1:
1651 aifctrl_reg = WM8996_AIF2_CONTROL;
1652 bclk_reg = WM8996_AIF2_BCLK;
1653 lrclk_tx_reg = WM8996_AIF2_TX_LRCLK_2;
1654 lrclk_rx_reg = WM8996_AIF2_RX_LRCLK_2;
1655 break;
1656 default:
d8e9a544 1657 WARN(1, "Invalid dai id %d\n", dai->id);
a9ba6151
MB		 1658 return -EINVAL;
1659 }
1660
1661 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1662 case SND_SOC_DAIFMT_NB_NF:
1663 break;
1664 case SND_SOC_DAIFMT_IB_NF:
1665 bclk |= WM8996_AIF1_BCLK_INV;
1666 break;
1667 case SND_SOC_DAIFMT_NB_IF:
1668 lrclk_tx |= WM8996_AIF1TX_LRCLK_INV;
1669 lrclk_rx |= WM8996_AIF1RX_LRCLK_INV;
1670 break;
1671 case SND_SOC_DAIFMT_IB_IF:
1672 bclk |= WM8996_AIF1_BCLK_INV;
1673 lrclk_tx |= WM8996_AIF1TX_LRCLK_INV;
1674 lrclk_rx |= WM8996_AIF1RX_LRCLK_INV;
1675 break;
1676 }
1677
1678 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1679 case SND_SOC_DAIFMT_CBS_CFS:
1680 break;
1681 case SND_SOC_DAIFMT_CBS_CFM:
1682 lrclk_tx |= WM8996_AIF1TX_LRCLK_MSTR;
1683 lrclk_rx |= WM8996_AIF1RX_LRCLK_MSTR;
1684 break;
1685 case SND_SOC_DAIFMT_CBM_CFS:
1686 bclk |= WM8996_AIF1_BCLK_MSTR;
1687 break;
1688 case SND_SOC_DAIFMT_CBM_CFM:
1689 bclk |= WM8996_AIF1_BCLK_MSTR;
1690 lrclk_tx |= WM8996_AIF1TX_LRCLK_MSTR;
1691 lrclk_rx |= WM8996_AIF1RX_LRCLK_MSTR;
1692 break;
1693 default:
1694 return -EINVAL;
1695 }
1696
1697 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1698 case SND_SOC_DAIFMT_DSP_A:
1699 break;
1700 case SND_SOC_DAIFMT_DSP_B:
1701 aifctrl |= 1;
1702 break;
1703 case SND_SOC_DAIFMT_I2S:
1704 aifctrl |= 2;
1705 break;
1706 case SND_SOC_DAIFMT_LEFT_J:
1707 aifctrl |= 3;
1708 break;
1709 default:
1710 return -EINVAL;
1711 }
1712
1713 snd_soc_update_bits(codec, aifctrl_reg, WM8996_AIF1_FMT_MASK, aifctrl);
1714 snd_soc_update_bits(codec, bclk_reg,
1715 WM8996_AIF1_BCLK_INV | WM8996_AIF1_BCLK_MSTR,
1716 bclk);
1717 snd_soc_update_bits(codec, lrclk_tx_reg,
1718 WM8996_AIF1TX_LRCLK_INV |
1719 WM8996_AIF1TX_LRCLK_MSTR,
1720 lrclk_tx);
1721 snd_soc_update_bits(codec, lrclk_rx_reg,
1722 WM8996_AIF1RX_LRCLK_INV |
1723 WM8996_AIF1RX_LRCLK_MSTR,
1724 lrclk_rx);
1725
1726 return 0;
1727}
1728
1729static const int dsp_divs[] = {
1730 48000, 32000, 16000, 8000
1731};
1732
1733static int wm8996_hw_params(struct snd_pcm_substream *substream,
1734 struct snd_pcm_hw_params *params,
1735 struct snd_soc_dai *dai)
1736{
1737 struct snd_soc_codec *codec = dai->codec;
1738 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
4eb98f45 1739 int bits, i, bclk_rate, best;
a9ba6151
MB		 1740 int aifdata = 0;
1741 int lrclk = 0;
1742 int dsp = 0;
1743 int aifdata_reg, lrclk_reg, dsp_shift;
1744
1745 switch (dai->id) {
1746 case 0:
1747 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK ||
1748 (snd_soc_read(codec, WM8996_GPIO_1)) & WM8996_GP1_FN_MASK) {
1749 aifdata_reg = WM8996_AIF1RX_DATA_CONFIGURATION;
1750 lrclk_reg = WM8996_AIF1_RX_LRCLK_1;
1751 } else {
1752 aifdata_reg = WM8996_AIF1TX_DATA_CONFIGURATION_1;
1753 lrclk_reg = WM8996_AIF1_TX_LRCLK_1;
1754 }
1755 dsp_shift = 0;
1756 break;
1757 case 1:
1758 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK ||
1759 (snd_soc_read(codec, WM8996_GPIO_2)) & WM8996_GP2_FN_MASK) {
1760 aifdata_reg = WM8996_AIF2RX_DATA_CONFIGURATION;
1761 lrclk_reg = WM8996_AIF2_RX_LRCLK_1;
1762 } else {
1763 aifdata_reg = WM8996_AIF2TX_DATA_CONFIGURATION_1;
1764 lrclk_reg = WM8996_AIF2_TX_LRCLK_1;
1765 }
1766 dsp_shift = WM8996_DSP2_DIV_SHIFT;
1767 break;
1768 default:
d8e9a544 1769 WARN(1, "Invalid dai id %d\n", dai->id);
a9ba6151
MB		 1770 return -EINVAL;
1771 }
1772
1773 bclk_rate = snd_soc_params_to_bclk(params);
1774 if (bclk_rate < 0) {
1775 dev_err(codec->dev, "Unsupported BCLK rate: %d\n", bclk_rate);
1776 return bclk_rate;
1777 }
1778
1779 wm8996->bclk_rate[dai->id] = bclk_rate;
1780 wm8996->rx_rate[dai->id] = params_rate(params);
1781
1782 /* Needs looking at for TDM */
0a3dcb50 1783 bits = params_width(params);
a9ba6151
MB		 1784 if (bits < 0)
1785 return bits;
1786 aifdata |= (bits << WM8996_AIF1TX_WL_SHIFT) | bits;
1787
4eb98f45 1788 best = 0;
a9ba6151 1789 for (i = 0; i < ARRAY_SIZE(dsp_divs); i++) {
4eb98f45
MB		 1790 if (abs(dsp_divs[i] - params_rate(params)) <
1791 abs(dsp_divs[best] - params_rate(params)))
1792 best = i;
a9ba6151
MB		 1793 }
1794 dsp |= i << dsp_shift;
1795
1796 wm8996_update_bclk(codec);
1797
1798 lrclk = bclk_rate / params_rate(params);
1799 dev_dbg(dai->dev, "Using LRCLK rate %d for actual LRCLK %dHz\n",
1800 lrclk, bclk_rate / lrclk);
1801
1802 snd_soc_update_bits(codec, aifdata_reg,
1803 WM8996_AIF1TX_WL_MASK |
1804 WM8996_AIF1TX_SLOT_LEN_MASK,
1805 aifdata);
1806 snd_soc_update_bits(codec, lrclk_reg, WM8996_AIF1RX_RATE_MASK,
1807 lrclk);
1808 snd_soc_update_bits(codec, WM8996_AIF_CLOCKING_2,
3205e662 1809 WM8996_DSP1_DIV_MASK << dsp_shift, dsp);
a9ba6151
MB		 1810
1811 return 0;
1812}
1813
1814static int wm8996_set_sysclk(struct snd_soc_dai *dai,
1815 int clk_id, unsigned int freq, int dir)
1816{
1817 struct snd_soc_codec *codec = dai->codec;
1818 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
1819 int lfclk = 0;
1820 int ratediv = 0;
fed22007 1821 int sync = WM8996_REG_SYNC;
a9ba6151
MB		 1822 int src;
1823 int old;
1824
1825 if (freq == wm8996->sysclk && clk_id == wm8996->sysclk_src)
1826 return 0;
1827
1828 /* Disable SYSCLK while we reconfigure */
1829 old = snd_soc_read(codec, WM8996_AIF_CLOCKING_1) & WM8996_SYSCLK_ENA;
1830 snd_soc_update_bits(codec, WM8996_AIF_CLOCKING_1,
1831 WM8996_SYSCLK_ENA, 0);
1832
1833 switch (clk_id) {
1834 case WM8996_SYSCLK_MCLK1:
1835 wm8996->sysclk = freq;
1836 src = 0;
1837 break;
1838 case WM8996_SYSCLK_MCLK2:
1839 wm8996->sysclk = freq;
1840 src = 1;
1841 break;
1842 case WM8996_SYSCLK_FLL:
1843 wm8996->sysclk = freq;
1844 src = 2;
1845 break;
1846 default:
1847 dev_err(codec->dev, "Unsupported clock source %d\n", clk_id);
1848 return -EINVAL;
1849 }
1850
1851 switch (wm8996->sysclk) {
4eb98f45 1852 case 5644800:
a9ba6151
MB		 1853 case 6144000:
1854 snd_soc_update_bits(codec, WM8996_AIF_RATE,
1855 WM8996_SYSCLK_RATE, 0);
1856 break;
4eb98f45 1857 case 22579200:
a9ba6151
MB		 1858 case 24576000:
1859 ratediv = WM8996_SYSCLK_DIV;
37d5993c 1860 wm8996->sysclk /= 2;
4eb98f45 1861 case 11289600:
a9ba6151
MB		 1862 case 12288000:
1863 snd_soc_update_bits(codec, WM8996_AIF_RATE,
1864 WM8996_SYSCLK_RATE, WM8996_SYSCLK_RATE);
1865 break;
1866 case 32000:
1867 case 32768:
1868 lfclk = WM8996_LFCLK_ENA;
fed22007 1869 sync = 0;
a9ba6151
MB		 1870 break;
1871 default:
1872 dev_warn(codec->dev, "Unsupported clock rate %dHz\n",
1873 wm8996->sysclk);
1874 return -EINVAL;
1875 }
1876
1877 wm8996_update_bclk(codec);
1878
1879 snd_soc_update_bits(codec, WM8996_AIF_CLOCKING_1,
1880 WM8996_SYSCLK_SRC_MASK | WM8996_SYSCLK_DIV_MASK,
1881 src << WM8996_SYSCLK_SRC_SHIFT | ratediv);
1882 snd_soc_update_bits(codec, WM8996_CLOCKING_1, WM8996_LFCLK_ENA, lfclk);
fed22007
MB		 1883 snd_soc_update_bits(codec, WM8996_CONTROL_INTERFACE_1,
1884 WM8996_REG_SYNC, sync);
a9ba6151
MB		 1885 snd_soc_update_bits(codec, WM8996_AIF_CLOCKING_1,
1886 WM8996_SYSCLK_ENA, old);
1887
1888 wm8996->sysclk_src = clk_id;
1889
1890 return 0;
1891}
1892
1893struct _fll_div {
1894 u16 fll_fratio;
1895 u16 fll_outdiv;
1896 u16 fll_refclk_div;
1897 u16 fll_loop_gain;
1898 u16 fll_ref_freq;
1899 u16 n;
1900 u16 theta;
1901 u16 lambda;
1902};
1903
1904static struct {
1905 unsigned int min;
1906 unsigned int max;
1907 u16 fll_fratio;
1908 int ratio;
1909} fll_fratios[] = {
1910 { 0, 64000, 4, 16 },
1911 { 64000, 128000, 3, 8 },
1912 { 128000, 256000, 2, 4 },
1913 { 256000, 1000000, 1, 2 },
1914 { 1000000, 13500000, 0, 1 },
1915};
1916
1917static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
1918 unsigned int Fout)
1919{
1920 unsigned int target;
1921 unsigned int div;
1922 unsigned int fratio, gcd_fll;
1923 int i;
1924
1925 /* Fref must be <=13.5MHz */
1926 div = 1;
1927 fll_div->fll_refclk_div = 0;
1928 while ((Fref / div) > 13500000) {
1929 div *= 2;
1930 fll_div->fll_refclk_div++;
1931
1932 if (div > 8) {
1933 pr_err("Can't scale %dMHz input down to <=13.5MHz\n",
1934 Fref);
1935 return -EINVAL;
1936 }
1937 }
1938
1939 pr_debug("FLL Fref=%u Fout=%u\n", Fref, Fout);
1940
1941 /* Apply the division for our remaining calculations */
1942 Fref /= div;
1943
1944 if (Fref >= 3000000)
1945 fll_div->fll_loop_gain = 5;
1946 else
1947 fll_div->fll_loop_gain = 0;
1948
1949 if (Fref >= 48000)
1950 fll_div->fll_ref_freq = 0;
1951 else
1952 fll_div->fll_ref_freq = 1;
1953
1954 /* Fvco should be 90-100MHz; don't check the upper bound */
1955 div = 2;
1956 while (Fout * div < 90000000) {
1957 div++;
1958 if (div > 64) {
1959 pr_err("Unable to find FLL_OUTDIV for Fout=%uHz\n",
1960 Fout);
1961 return -EINVAL;
1962 }
1963 }
1964 target = Fout * div;
1965 fll_div->fll_outdiv = div - 1;
1966
1967 pr_debug("FLL Fvco=%dHz\n", target);
1968
1969 /* Find an appropraite FLL_FRATIO and factor it out of the target */
1970 for (i = 0; i < ARRAY_SIZE(fll_fratios); i++) {
1971 if (fll_fratios[i].min <= Fref && Fref <= fll_fratios[i].max) {
1972 fll_div->fll_fratio = fll_fratios[i].fll_fratio;
1973 fratio = fll_fratios[i].ratio;
1974 break;
1975 }
1976 }
1977 if (i == ARRAY_SIZE(fll_fratios)) {
1978 pr_err("Unable to find FLL_FRATIO for Fref=%uHz\n", Fref);
1979 return -EINVAL;
1980 }
1981
1982 fll_div->n = target / (fratio * Fref);
1983
1984 if (target % Fref == 0) {
1985 fll_div->theta = 0;
1986 fll_div->lambda = 0;
1987 } else {
1988 gcd_fll = gcd(target, fratio * Fref);
1989
1990 fll_div->theta = (target - (fll_div->n * fratio * Fref))
1991 / gcd_fll;
1992 fll_div->lambda = (fratio * Fref) / gcd_fll;
1993 }
1994
1995 pr_debug("FLL N=%x THETA=%x LAMBDA=%x\n",
1996 fll_div->n, fll_div->theta, fll_div->lambda);
1997 pr_debug("FLL_FRATIO=%x FLL_OUTDIV=%x FLL_REFCLK_DIV=%x\n",
1998 fll_div->fll_fratio, fll_div->fll_outdiv,
1999 fll_div->fll_refclk_div);
2000
2001 return 0;
2002}
2003
2004static int wm8996_set_fll(struct snd_soc_codec *codec, int fll_id, int source,
2005 unsigned int Fref, unsigned int Fout)
2006{
2007 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2008 struct i2c_client *i2c = to_i2c_client(codec->dev);
2009 struct _fll_div fll_div;
62c76fe2 2010 unsigned long timeout, time_left;
27b6d92a 2011 int ret, reg, retry;
a9ba6151
MB		 2012
2013 /* Any change? */
2014 if (source == wm8996->fll_src && Fref == wm8996->fll_fref &&
2015 Fout == wm8996->fll_fout)
2016 return 0;
2017
2018 if (Fout == 0) {
2019 dev_dbg(codec->dev, "FLL disabled\n");
2020
2021 wm8996->fll_fref = 0;
2022 wm8996->fll_fout = 0;
2023
2024 snd_soc_update_bits(codec, WM8996_FLL_CONTROL_1,
2025 WM8996_FLL_ENA, 0);
2026
ded71dcb
MB		 2027 wm8996_bg_disable(codec);
2028
a9ba6151
MB		 2029 return 0;
2030 }
2031
2032 ret = fll_factors(&fll_div, Fref, Fout);
2033 if (ret != 0)
2034 return ret;
2035
2036 switch (source) {
2037 case WM8996_FLL_MCLK1:
2038 reg = 0;
2039 break;
2040 case WM8996_FLL_MCLK2:
2041 reg = 1;
2042 break;
2043 case WM8996_FLL_DACLRCLK1:
2044 reg = 2;
2045 break;
2046 case WM8996_FLL_BCLK1:
2047 reg = 3;
2048 break;
2049 default:
2050 dev_err(codec->dev, "Unknown FLL source %d\n", ret);
2051 return -EINVAL;
2052 }
2053
2054 reg |= fll_div.fll_refclk_div << WM8996_FLL_REFCLK_DIV_SHIFT;
2055 reg |= fll_div.fll_ref_freq << WM8996_FLL_REF_FREQ_SHIFT;
2056
2057 snd_soc_update_bits(codec, WM8996_FLL_CONTROL_5,
2058 WM8996_FLL_REFCLK_DIV_MASK | WM8996_FLL_REF_FREQ |
2059 WM8996_FLL_REFCLK_SRC_MASK, reg);
2060
2061 reg = 0;
2062 if (fll_div.theta || fll_div.lambda)
2063 reg |= WM8996_FLL_EFS_ENA | (3 << WM8996_FLL_LFSR_SEL_SHIFT);
2064 else
2065 reg |= 1 << WM8996_FLL_LFSR_SEL_SHIFT;
2066 snd_soc_write(codec, WM8996_FLL_EFS_2, reg);
2067
2068 snd_soc_update_bits(codec, WM8996_FLL_CONTROL_2,
2069 WM8996_FLL_OUTDIV_MASK |
2070 WM8996_FLL_FRATIO_MASK,
2071 (fll_div.fll_outdiv << WM8996_FLL_OUTDIV_SHIFT) |
2072 (fll_div.fll_fratio));
2073
2074 snd_soc_write(codec, WM8996_FLL_CONTROL_3, fll_div.theta);
2075
2076 snd_soc_update_bits(codec, WM8996_FLL_CONTROL_4,
2077 WM8996_FLL_N_MASK | WM8996_FLL_LOOP_GAIN_MASK,
2078 (fll_div.n << WM8996_FLL_N_SHIFT) |
2079 fll_div.fll_loop_gain);
2080
2081 snd_soc_write(codec, WM8996_FLL_EFS_1, fll_div.lambda);
2082
ded71dcb
MB		 2083 /* Enable the bandgap if it's not already enabled */
2084 ret = snd_soc_read(codec, WM8996_FLL_CONTROL_1);
2085 if (!(ret & WM8996_FLL_ENA))
2086 wm8996_bg_enable(codec);
2087
a4161945
MB		 2088 /* Clear any pending completions (eg, from failed startups) */
2089 try_wait_for_completion(&wm8996->fll_lock);
2090
a9ba6151
MB		 2091 snd_soc_update_bits(codec, WM8996_FLL_CONTROL_1,
2092 WM8996_FLL_ENA, WM8996_FLL_ENA);
2093
2094 /* The FLL supports live reconfiguration - kick that in case we were
2095 * already enabled.
2096 */
2097 snd_soc_write(codec, WM8996_FLL_CONTROL_6, WM8996_FLL_SWITCH_CLK);
2098
2099 /* Wait for the FLL to lock, using the interrupt if possible */
2100 if (Fref > 1000000)
2101 timeout = usecs_to_jiffies(300);
2102 else
2103 timeout = msecs_to_jiffies(2);
2104
27b6d92a
MB		 2105 /* Allow substantially longer if we've actually got the IRQ, poll
2106 * at a slightly higher rate if we don't.
2107 */
a9ba6151 2108 if (i2c->irq)
27b6d92a
MB		 2109 timeout *= 10;
2110 else
159366ea
NMG		 2111 /* ensure timeout of atleast 1 jiffies */
2112 timeout = timeout/2 ? : 1;
a9ba6151 2113
27b6d92a 2114 for (retry = 0; retry < 10; retry++) {
62c76fe2
NMG		 2115 time_left = wait_for_completion_timeout(&wm8996->fll_lock,
2116 timeout);
2117 if (time_left != 0) {
27b6d92a 2118 WARN_ON(!i2c->irq);
62c76fe2 2119 ret = 1;
27b6d92a
MB		 2120 break;
2121 }
a9ba6151 2122
27b6d92a
MB		 2123 ret = snd_soc_read(codec, WM8996_INTERRUPT_RAW_STATUS_2);
2124 if (ret & WM8996_FLL_LOCK_STS)
2125 break;
2126 }
2127 if (retry == 10) {
a9ba6151
MB		 2128 dev_err(codec->dev, "Timed out waiting for FLL\n");
2129 ret = -ETIMEDOUT;
a9ba6151
MB		 2130 }
2131
2132 dev_dbg(codec->dev, "FLL configured for %dHz->%dHz\n", Fref, Fout);
2133
2134 wm8996->fll_fref = Fref;
2135 wm8996->fll_fout = Fout;
2136 wm8996->fll_src = source;
2137
2138 return ret;
2139}
2140
2141#ifdef CONFIG_GPIOLIB
2142static inline struct wm8996_priv *gpio_to_wm8996(struct gpio_chip *chip)
2143{
2144 return container_of(chip, struct wm8996_priv, gpio_chip);
2145}
2146
2147static void wm8996_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
2148{
2149 struct wm8996_priv *wm8996 = gpio_to_wm8996(chip);
a9ba6151 2150
b2d1e233
MB		 2151 regmap_update_bits(wm8996->regmap, WM8996_GPIO_1 + offset,
2152 WM8996_GP1_LVL, !!value << WM8996_GP1_LVL_SHIFT);
a9ba6151
MB		 2153}
2154
2155static int wm8996_gpio_direction_out(struct gpio_chip *chip,
2156 unsigned offset, int value)
2157{
2158 struct wm8996_priv *wm8996 = gpio_to_wm8996(chip);
a9ba6151
MB		 2159 int val;
2160
2161 val = (1 << WM8996_GP1_FN_SHIFT) | (!!value << WM8996_GP1_LVL_SHIFT);
2162
b2d1e233
MB		 2163 return regmap_update_bits(wm8996->regmap, WM8996_GPIO_1 + offset,
2164 WM8996_GP1_FN_MASK | WM8996_GP1_DIR |
2165 WM8996_GP1_LVL, val);
a9ba6151
MB		 2166}
2167
2168static int wm8996_gpio_get(struct gpio_chip *chip, unsigned offset)
2169{
2170 struct wm8996_priv *wm8996 = gpio_to_wm8996(chip);
b2d1e233 2171 unsigned int reg;
a9ba6151
MB		 2172 int ret;
2173
b2d1e233 2174 ret = regmap_read(wm8996->regmap, WM8996_GPIO_1 + offset, &reg);
a9ba6151
MB		 2175 if (ret < 0)
2176 return ret;
2177
b2d1e233 2178 return (reg & WM8996_GP1_LVL) != 0;
a9ba6151
MB		 2179}
2180
2181static int wm8996_gpio_direction_in(struct gpio_chip *chip, unsigned offset)
2182{
2183 struct wm8996_priv *wm8996 = gpio_to_wm8996(chip);
a9ba6151 2184
b2d1e233
MB		 2185 return regmap_update_bits(wm8996->regmap, WM8996_GPIO_1 + offset,
2186 WM8996_GP1_FN_MASK | WM8996_GP1_DIR,
2187 (1 << WM8996_GP1_FN_SHIFT) |
2188 (1 << WM8996_GP1_DIR_SHIFT));
a9ba6151
MB		 2189}
2190
2191static struct gpio_chip wm8996_template_chip = {
2192 .label = "wm8996",
2193 .owner = THIS_MODULE,
2194 .direction_output = wm8996_gpio_direction_out,
2195 .set = wm8996_gpio_set,
2196 .direction_input = wm8996_gpio_direction_in,
2197 .get = wm8996_gpio_get,
2198 .can_sleep = 1,
2199};
2200
b2d1e233 2201static void wm8996_init_gpio(struct wm8996_priv *wm8996)
a9ba6151 2202{
a9ba6151
MB		 2203 int ret;
2204
2205 wm8996->gpio_chip = wm8996_template_chip;
2206 wm8996->gpio_chip.ngpio = 5;
b2d1e233 2207 wm8996->gpio_chip.dev = wm8996->dev;
a9ba6151
MB		 2208
2209 if (wm8996->pdata.gpio_base)
2210 wm8996->gpio_chip.base = wm8996->pdata.gpio_base;
2211 else
2212 wm8996->gpio_chip.base = -1;
2213
2214 ret = gpiochip_add(&wm8996->gpio_chip);
2215 if (ret != 0)
b2d1e233 2216 dev_err(wm8996->dev, "Failed to add GPIOs: %d\n", ret);
a9ba6151
MB		 2217}
2218
b2d1e233 2219static void wm8996_free_gpio(struct wm8996_priv *wm8996)
a9ba6151 2220{
88d5e520 2221 gpiochip_remove(&wm8996->gpio_chip);
a9ba6151
MB		 2222}
2223#else
b2d1e233 2224static void wm8996_init_gpio(struct wm8996_priv *wm8996)
a9ba6151
MB		 2225{
2226}
2227
b2d1e233 2228static void wm8996_free_gpio(struct wm8996_priv *wm8996)
a9ba6151
MB		 2229{
2230}
2231#endif
2232
2233/**
2234 * wm8996_detect - Enable default WM8996 jack detection
2235 *
2236 * The WM8996 has advanced accessory detection support for headsets.
2237 * This function provides a default implementation which integrates
2238 * the majority of this functionality with minimal user configuration.
2239 *
2240 * This will detect headset, headphone and short circuit button and
2241 * will also detect inverted microphone ground connections and update
2242 * the polarity of the connections.
2243 */
2244int wm8996_detect(struct snd_soc_codec *codec, struct snd_soc_jack *jack,
2245 wm8996_polarity_fn polarity_cb)
2246{
2247 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
6a141e46 2248 struct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec);
a9ba6151
MB		 2249
2250 wm8996->jack = jack;
2251 wm8996->detecting = true;
2252 wm8996->polarity_cb = polarity_cb;
d7b35570 2253 wm8996->jack_flips = 0;
a9ba6151
MB		 2254
2255 if (wm8996->polarity_cb)
2256 wm8996->polarity_cb(codec, 0);
2257
2258 /* Clear discarge to avoid noise during detection */
2259 snd_soc_update_bits(codec, WM8996_MICBIAS_1,
2260 WM8996_MICB1_DISCH, 0);
2261 snd_soc_update_bits(codec, WM8996_MICBIAS_2,
2262 WM8996_MICB2_DISCH, 0);
2263
2264 /* LDO2 powers the microphones, SYSCLK clocks detection */
02afc6a2
CK		 2265 snd_soc_dapm_mutex_lock(dapm);
2266
2267 snd_soc_dapm_force_enable_pin_unlocked(dapm, "LDO2");
2268 snd_soc_dapm_force_enable_pin_unlocked(dapm, "SYSCLK");
2269
2270 snd_soc_dapm_mutex_unlock(dapm);
a9ba6151
MB		 2271
2272 /* We start off just enabling microphone detection - even a
2273 * plain headphone will trigger detection.
2274 */
2275 snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
2276 WM8996_MICD_ENA, WM8996_MICD_ENA);
2277
2278 /* Slowest detection rate, gives debounce for initial detection */
2279 snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
2280 WM8996_MICD_RATE_MASK,
2281 WM8996_MICD_RATE_MASK);
2282
2283 /* Enable interrupts and we're off */
2284 snd_soc_update_bits(codec, WM8996_INTERRUPT_STATUS_2_MASK,
0b684cc1 2285 WM8996_IM_MICD_EINT | WM8996_HP_DONE_EINT, 0);
a9ba6151
MB		 2286
2287 return 0;
2288}
2289EXPORT_SYMBOL_GPL(wm8996_detect);
2290
0b684cc1
MB		 2291static void wm8996_hpdet_irq(struct snd_soc_codec *codec)
2292{
6a141e46 2293 struct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec);
0b684cc1
MB		 2294 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2295 int val, reg, report;
2296
2297 /* Assume headphone in error conditions; we need to report
2298 * something or we stall our state machine.
2299 */
2300 report = SND_JACK_HEADPHONE;
2301
2302 reg = snd_soc_read(codec, WM8996_HEADPHONE_DETECT_2);
2303 if (reg < 0) {
2304 dev_err(codec->dev, "Failed to read HPDET status\n");
2305 goto out;
2306 }
2307
2308 if (!(reg & WM8996_HP_DONE)) {
2309 dev_err(codec->dev, "Got HPDET IRQ but HPDET is busy\n");
2310 goto out;
2311 }
2312
2313 val = reg & WM8996_HP_LVL_MASK;
2314
2315 dev_dbg(codec->dev, "HPDET measured %d ohms\n", val);
2316
2317 /* If we've got high enough impedence then report as line,
2318 * otherwise assume headphone.
2319 */
2320 if (val >= 126)
2321 report = SND_JACK_LINEOUT;
2322 else
2323 report = SND_JACK_HEADPHONE;
2324
2325out:
2326 if (wm8996->jack_mic)
2327 report |= SND_JACK_MICROPHONE;
2328
2329 snd_soc_jack_report(wm8996->jack, report,
2330 SND_JACK_LINEOUT | SND_JACK_HEADSET);
2331
2332 wm8996->detecting = false;
2333
2334 /* If the output isn't running re-clamp it */
2335 if (!(snd_soc_read(codec, WM8996_POWER_MANAGEMENT_1) &
2336 (WM8996_HPOUT1L_ENA | WM8996_HPOUT1R_RMV_SHORT)))
2337 snd_soc_update_bits(codec, WM8996_ANALOGUE_HP_1,
2338 WM8996_HPOUT1L_RMV_SHORT |
2339 WM8996_HPOUT1R_RMV_SHORT, 0);
2340
2341 /* Go back to looking at the microphone */
2342 snd_soc_update_bits(codec, WM8996_ACCESSORY_DETECT_MODE_1,
2343 WM8996_JD_MODE_MASK, 0);
2344 snd_soc_update_bits(codec, WM8996_MIC_DETECT_1, WM8996_MICD_ENA,
2345 WM8996_MICD_ENA);
2346
6a141e46
LPC		 2347 snd_soc_dapm_disable_pin(dapm, "Bandgap");
2348 snd_soc_dapm_sync(dapm);
0b684cc1
MB		 2349}
2350
2351static void wm8996_hpdet_start(struct snd_soc_codec *codec)
2352{
6a141e46
LPC		 2353 struct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec);
2354
0b684cc1
MB		 2355 /* Unclamp the output, we can't measure while we're shorting it */
2356 snd_soc_update_bits(codec, WM8996_ANALOGUE_HP_1,
2357 WM8996_HPOUT1L_RMV_SHORT |
2358 WM8996_HPOUT1R_RMV_SHORT,
2359 WM8996_HPOUT1L_RMV_SHORT |
2360 WM8996_HPOUT1R_RMV_SHORT);
2361
2362 /* We need bandgap for HPDET */
6a141e46
LPC		 2363 snd_soc_dapm_force_enable_pin(dapm, "Bandgap");
2364 snd_soc_dapm_sync(dapm);
0b684cc1
MB		 2365
2366 /* Go into headphone detect left mode */
2367 snd_soc_update_bits(codec, WM8996_MIC_DETECT_1, WM8996_MICD_ENA, 0);
2368 snd_soc_update_bits(codec, WM8996_ACCESSORY_DETECT_MODE_1,
2369 WM8996_JD_MODE_MASK, 1);
2370
2371 /* Trigger a measurement */
2372 snd_soc_update_bits(codec, WM8996_HEADPHONE_DETECT_1,
2373 WM8996_HP_POLL, WM8996_HP_POLL);
2374}
2375
d7b35570
MB		 2376static void wm8996_report_headphone(struct snd_soc_codec *codec)
2377{
2378 dev_dbg(codec->dev, "Headphone detected\n");
2379 wm8996_hpdet_start(codec);
2380
2381 /* Increase the detection rate a bit for responsiveness. */
2382 snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
2383 WM8996_MICD_RATE_MASK |
2384 WM8996_MICD_BIAS_STARTTIME_MASK,
2385 7 << WM8996_MICD_RATE_SHIFT |
2386 7 << WM8996_MICD_BIAS_STARTTIME_SHIFT);
2387}
2388
a9ba6151
MB		 2389static void wm8996_micd(struct snd_soc_codec *codec)
2390{
2391 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2392 int val, reg;
2393
2394 val = snd_soc_read(codec, WM8996_MIC_DETECT_3);
2395
2396 dev_dbg(codec->dev, "Microphone event: %x\n", val);
2397
2398 if (!(val & WM8996_MICD_VALID)) {
2399 dev_warn(codec->dev, "Microphone detection state invalid\n");
2400 return;
2401 }
2402
2403 /* No accessory, reset everything and report removal */
2404 if (!(val & WM8996_MICD_STS)) {
2405 dev_dbg(codec->dev, "Jack removal detected\n");
2406 wm8996->jack_mic = false;
2407 wm8996->detecting = true;
d7b35570 2408 wm8996->jack_flips = 0;
a9ba6151 2409 snd_soc_jack_report(wm8996->jack, 0,
0b684cc1
MB		 2410 SND_JACK_LINEOUT | SND_JACK_HEADSET |
2411 SND_JACK_BTN_0);
2412
a9ba6151 2413 snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
45ba82d8
MB		 2414 WM8996_MICD_RATE_MASK |
2415 WM8996_MICD_BIAS_STARTTIME_MASK,
2416 WM8996_MICD_RATE_MASK |
2417 9 << WM8996_MICD_BIAS_STARTTIME_SHIFT);
a9ba6151
MB		 2418 return;
2419 }
2420
0b684cc1
MB		 2421 /* If the measurement is very high we've got a microphone,
2422 * either we just detected one or if we already reported then
2423 * we've got a button release event.
a9ba6151
MB		 2424 */
2425 if (val & 0x400) {
0b684cc1
MB		 2426 if (wm8996->detecting) {
2427 dev_dbg(codec->dev, "Microphone detected\n");
2428 wm8996->jack_mic = true;
2429 wm8996_hpdet_start(codec);
2430
2431 /* Increase poll rate to give better responsiveness
2432 * for buttons */
2433 snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
45ba82d8
MB		 2434 WM8996_MICD_RATE_MASK |
2435 WM8996_MICD_BIAS_STARTTIME_MASK,
2436 5 << WM8996_MICD_RATE_SHIFT |
2437 7 << WM8996_MICD_BIAS_STARTTIME_SHIFT);
0b684cc1
MB		 2438 } else {
2439 dev_dbg(codec->dev, "Mic button up\n");
2440 snd_soc_jack_report(wm8996->jack, 0, SND_JACK_BTN_0);
2441 }
2442
2443 return;
a9ba6151
MB		 2444 }
2445
2446 /* If we detected a lower impedence during initial startup
2447 * then we probably have the wrong polarity, flip it. Don't
2448 * do this for the lowest impedences to speed up detection of
d7b35570
MB		 2449 * plain headphones. If both polarities report a low
2450 * impedence then give up and report headphones.
a9ba6151
MB		 2451 */
2452 if (wm8996->detecting && (val & 0x3f0)) {
d7b35570
MB		 2453 wm8996->jack_flips++;
2454
2455 if (wm8996->jack_flips > 1) {
2456 wm8996_report_headphone(codec);
2457 return;
2458 }
2459
a9ba6151
MB		 2460 reg = snd_soc_read(codec, WM8996_ACCESSORY_DETECT_MODE_2);
2461 reg ^= WM8996_HPOUT1FB_SRC | WM8996_MICD_SRC |
2462 WM8996_MICD_BIAS_SRC;
2463 snd_soc_update_bits(codec, WM8996_ACCESSORY_DETECT_MODE_2,
2464 WM8996_HPOUT1FB_SRC | WM8996_MICD_SRC |
2465 WM8996_MICD_BIAS_SRC, reg);
2466
2467 if (wm8996->polarity_cb)
2468 wm8996->polarity_cb(codec,
2469 (reg & WM8996_MICD_SRC) != 0);
2470
2471 dev_dbg(codec->dev, "Set microphone polarity to %d\n",
2472 (reg & WM8996_MICD_SRC) != 0);
2473
2474 return;
2475 }
2476
2477 /* Don't distinguish between buttons, just report any low
2478 * impedence as BTN_0.
2479 */
2480 if (val & 0x3fc) {
2481 if (wm8996->jack_mic) {
2482 dev_dbg(codec->dev, "Mic button detected\n");
0b684cc1 2483 snd_soc_jack_report(wm8996->jack, SND_JACK_BTN_0,
a9ba6151 2484 SND_JACK_BTN_0);
0b684cc1 2485 } else if (wm8996->detecting) {
d7b35570 2486 wm8996_report_headphone(codec);
a9ba6151
MB		 2487 }
2488 }
2489}
2490
2491static irqreturn_t wm8996_irq(int irq, void *data)
2492{
2493 struct snd_soc_codec *codec = data;
2494 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2495 int irq_val;
2496
2497 irq_val = snd_soc_read(codec, WM8996_INTERRUPT_STATUS_2);
2498 if (irq_val < 0) {
2499 dev_err(codec->dev, "Failed to read IRQ status: %d\n",
2500 irq_val);
2501 return IRQ_NONE;
2502 }
2503 irq_val &= ~snd_soc_read(codec, WM8996_INTERRUPT_STATUS_2_MASK);
2504
2fde6e80
MB		 2505 if (!irq_val)
2506 return IRQ_NONE;
2507
84497091
MB		 2508 snd_soc_write(codec, WM8996_INTERRUPT_STATUS_2, irq_val);
2509
a9ba6151
MB		 2510 if (irq_val & (WM8996_DCS_DONE_01_EINT | WM8996_DCS_DONE_23_EINT)) {
2511 dev_dbg(codec->dev, "DC servo IRQ\n");
2512 complete(&wm8996->dcs_done);
2513 }
2514
2515 if (irq_val & WM8996_FIFOS_ERR_EINT)
2516 dev_err(codec->dev, "Digital core FIFO error\n");
2517
2518 if (irq_val & WM8996_FLL_LOCK_EINT) {
2519 dev_dbg(codec->dev, "FLL locked\n");
2520 complete(&wm8996->fll_lock);
2521 }
2522
2523 if (irq_val & WM8996_MICD_EINT)
2524 wm8996_micd(codec);
2525
0b684cc1
MB		 2526 if (irq_val & WM8996_HP_DONE_EINT)
2527 wm8996_hpdet_irq(codec);
2528
2fde6e80 2529 return IRQ_HANDLED;
a9ba6151
MB		 2530}
2531
2532static irqreturn_t wm8996_edge_irq(int irq, void *data)
2533{
2534 irqreturn_t ret = IRQ_NONE;
2535 irqreturn_t val;
2536
2537 do {
2538 val = wm8996_irq(irq, data);
2539 if (val != IRQ_NONE)
2540 ret = val;
2541 } while (val != IRQ_NONE);
2542
2543 return ret;
2544}
2545
2546static void wm8996_retune_mobile_pdata(struct snd_soc_codec *codec)
2547{
2548 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2549 struct wm8996_pdata *pdata = &wm8996->pdata;
2550
2551 struct snd_kcontrol_new controls[] = {
2552 SOC_ENUM_EXT("DSP1 EQ Mode",
2553 wm8996->retune_mobile_enum,
2554 wm8996_get_retune_mobile_enum,
2555 wm8996_put_retune_mobile_enum),
2556 SOC_ENUM_EXT("DSP2 EQ Mode",
2557 wm8996->retune_mobile_enum,
2558 wm8996_get_retune_mobile_enum,
2559 wm8996_put_retune_mobile_enum),
2560 };
2561 int ret, i, j;
2562 const char **t;
2563
2564 /* We need an array of texts for the enum API but the number
2565 * of texts is likely to be less than the number of
2566 * configurations due to the sample rate dependency of the
2567 * configurations. */
2568 wm8996->num_retune_mobile_texts = 0;
2569 wm8996->retune_mobile_texts = NULL;
2570 for (i = 0; i < pdata->num_retune_mobile_cfgs; i++) {
2571 for (j = 0; j < wm8996->num_retune_mobile_texts; j++) {
2572 if (strcmp(pdata->retune_mobile_cfgs[i].name,
2573 wm8996->retune_mobile_texts[j]) == 0)
2574 break;
2575 }
2576
2577 if (j != wm8996->num_retune_mobile_texts)
2578 continue;
2579
2580 /* Expand the array... */
2581 t = krealloc(wm8996->retune_mobile_texts,
2582 sizeof(char *) *
2583 (wm8996->num_retune_mobile_texts + 1),
2584 GFP_KERNEL);
2585 if (t == NULL)
2586 continue;
2587
2588 /* ...store the new entry... */
2589 t[wm8996->num_retune_mobile_texts] =
2590 pdata->retune_mobile_cfgs[i].name;
2591
2592 /* ...and remember the new version. */
2593 wm8996->num_retune_mobile_texts++;
2594 wm8996->retune_mobile_texts = t;
2595 }
2596
2597 dev_dbg(codec->dev, "Allocated %d unique ReTune Mobile names\n",
2598 wm8996->num_retune_mobile_texts);
2599
9a8d38db 2600 wm8996->retune_mobile_enum.items = wm8996->num_retune_mobile_texts;
a9ba6151
MB		 2601 wm8996->retune_mobile_enum.texts = wm8996->retune_mobile_texts;
2602
022658be 2603 ret = snd_soc_add_codec_controls(codec, controls, ARRAY_SIZE(controls));
a9ba6151
MB		 2604 if (ret != 0)
2605 dev_err(codec->dev,
2606 "Failed to add ReTune Mobile controls: %d\n", ret);
2607}
2608
79172746
MB		 2609static const struct regmap_config wm8996_regmap = {
2610 .reg_bits = 16,
2611 .val_bits = 16,
2612
2613 .max_register = WM8996_MAX_REGISTER,
2614 .reg_defaults = wm8996_reg,
2615 .num_reg_defaults = ARRAY_SIZE(wm8996_reg),
2616 .volatile_reg = wm8996_volatile_register,
2617 .readable_reg = wm8996_readable_register,
2618 .cache_type = REGCACHE_RBTREE,
2619};
2620
a9ba6151
MB		 2621static int wm8996_probe(struct snd_soc_codec *codec)
2622{
2623 int ret;
2624 struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2625 struct i2c_client *i2c = to_i2c_client(codec->dev);
ec8ffe18 2626 int irq_flags;
a9ba6151
MB		 2627
2628 wm8996->codec = codec;
2629
2630 init_completion(&wm8996->dcs_done);
2631 init_completion(&wm8996->fll_lock);
2632
a9ba6151
MB		 2633 if (wm8996->pdata.num_retune_mobile_cfgs)
2634 wm8996_retune_mobile_pdata(codec);
2635 else
022658be 2636 snd_soc_add_codec_controls(codec, wm8996_eq_controls,
a9ba6151
MB		 2637 ARRAY_SIZE(wm8996_eq_controls));
2638
a9ba6151
MB		 2639 if (i2c->irq) {
2640 if (wm8996->pdata.irq_flags)
2641 irq_flags = wm8996->pdata.irq_flags;
2642 else
2643 irq_flags = IRQF_TRIGGER_LOW;
2644
2645 irq_flags |= IRQF_ONESHOT;
2646
2647 if (irq_flags & (IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING))
2648 ret = request_threaded_irq(i2c->irq, NULL,
2649 wm8996_edge_irq,
ca940851 2650 irq_flags, "wm8996", codec);
a9ba6151
MB		 2651 else
2652 ret = request_threaded_irq(i2c->irq, NULL, wm8996_irq,
ca940851 2653 irq_flags, "wm8996", codec);
a9ba6151
MB		 2654
2655 if (ret == 0) {
2656 /* Unmask the interrupt */
2657 snd_soc_update_bits(codec, WM8996_INTERRUPT_CONTROL,
2658 WM8996_IM_IRQ, 0);
2659
2660 /* Enable error reporting and DC servo status */
2661 snd_soc_update_bits(codec,
2662 WM8996_INTERRUPT_STATUS_2_MASK,
2663 WM8996_IM_DCS_DONE_23_EINT |
2664 WM8996_IM_DCS_DONE_01_EINT |
2665 WM8996_IM_FLL_LOCK_EINT |
2666 WM8996_IM_FIFOS_ERR_EINT,
2667 0);
2668 } else {
2669 dev_err(codec->dev, "Failed to request IRQ: %d\n",
2670 ret);
5d6be5aa 2671 return ret;
a9ba6151
MB		 2672 }
2673 }
2674
2675 return 0;
a9ba6151
MB		 2676}
2677
2678static int wm8996_remove(struct snd_soc_codec *codec)
2679{
a9ba6151 2680 struct i2c_client *i2c = to_i2c_client(codec->dev);
a9ba6151
MB		 2681
2682 snd_soc_update_bits(codec, WM8996_INTERRUPT_CONTROL,
2683 WM8996_IM_IRQ, WM8996_IM_IRQ);
2684
2685 if (i2c->irq)
2686 free_irq(i2c->irq, codec);
2687
a9ba6151
MB		 2688 return 0;
2689}
2690
2691static struct snd_soc_codec_driver soc_codec_dev_wm8996 = {
2692 .probe = wm8996_probe,
2693 .remove = wm8996_remove,
2694 .set_bias_level = wm8996_set_bias_level,
eb3032f8 2695 .idle_bias_off = true,
a9ba6151 2696 .seq_notifier = wm8996_seq_notifier,
a9ba6151
MB		 2697 .controls = wm8996_snd_controls,
2698 .num_controls = ARRAY_SIZE(wm8996_snd_controls),
2699 .dapm_widgets = wm8996_dapm_widgets,
2700 .num_dapm_widgets = ARRAY_SIZE(wm8996_dapm_widgets),
2701 .dapm_routes = wm8996_dapm_routes,
2702 .num_dapm_routes = ARRAY_SIZE(wm8996_dapm_routes),
2703 .set_pll = wm8996_set_fll,
2704};
2705
2706#define WM8996_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 |\
4eb98f45
MB		 2707 SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 |\
2708 SNDRV_PCM_RATE_48000)
a9ba6151
MB		 2709#define WM8996_FORMATS (SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_LE |\
2710 SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE |\
2711 SNDRV_PCM_FMTBIT_S32_LE)
2712
85e7652d 2713static const struct snd_soc_dai_ops wm8996_dai_ops = {
a9ba6151
MB		 2714 .set_fmt = wm8996_set_fmt,
2715 .hw_params = wm8996_hw_params,
2716 .set_sysclk = wm8996_set_sysclk,
2717};
2718
2719static struct snd_soc_dai_driver wm8996_dai[] = {
2720 {
2721 .name = "wm8996-aif1",
2722 .playback = {
2723 .stream_name = "AIF1 Playback",
2724 .channels_min = 1,
2725 .channels_max = 6,
2726 .rates = WM8996_RATES,
2727 .formats = WM8996_FORMATS,
a4b52337 2728 .sig_bits = 24,
a9ba6151
MB		 2729 },
2730 .capture = {
2731 .stream_name = "AIF1 Capture",
2732 .channels_min = 1,
2733 .channels_max = 6,
2734 .rates = WM8996_RATES,
2735 .formats = WM8996_FORMATS,
a4b52337 2736 .sig_bits = 24,
a9ba6151
MB		 2737 },
2738 .ops = &wm8996_dai_ops,
2739 },
2740 {
2741 .name = "wm8996-aif2",
2742 .playback = {
2743 .stream_name = "AIF2 Playback",
2744 .channels_min = 1,
2745 .channels_max = 2,
2746 .rates = WM8996_RATES,
2747 .formats = WM8996_FORMATS,
a4b52337 2748 .sig_bits = 24,
a9ba6151
MB		 2749 },
2750 .capture = {
2751 .stream_name = "AIF2 Capture",
2752 .channels_min = 1,
2753 .channels_max = 2,
2754 .rates = WM8996_RATES,
2755 .formats = WM8996_FORMATS,
a4b52337 2756 .sig_bits = 24,
a9ba6151
MB		 2757 },
2758 .ops = &wm8996_dai_ops,
2759 },
2760};
2761
7a79e94e
BP		 2762static int wm8996_i2c_probe(struct i2c_client *i2c,
2763 const struct i2c_device_id *id)
a9ba6151
MB		 2764{
2765 struct wm8996_priv *wm8996;
ee5f3872
MB		 2766 int ret, i;
2767 unsigned int reg;
a9ba6151 2768
a290986b
MB		 2769 wm8996 = devm_kzalloc(&i2c->dev, sizeof(struct wm8996_priv),
2770 GFP_KERNEL);
a9ba6151
MB		 2771 if (wm8996 == NULL)
2772 return -ENOMEM;
2773
2774 i2c_set_clientdata(i2c, wm8996);
b2d1e233 2775 wm8996->dev = &i2c->dev;
a9ba6151
MB		 2776
2777 if (dev_get_platdata(&i2c->dev))
2778 memcpy(&wm8996->pdata, dev_get_platdata(&i2c->dev),
2779 sizeof(wm8996->pdata));
2780
2781 if (wm8996->pdata.ldo_ena > 0) {
2782 ret = gpio_request_one(wm8996->pdata.ldo_ena,
2783 GPIOF_OUT_INIT_LOW, "WM8996 ENA");
2784 if (ret < 0) {
2785 dev_err(&i2c->dev, "Failed to request GPIO %d: %d\n",
2786 wm8996->pdata.ldo_ena, ret);
2787 goto err;
2788 }
2789 }
2790
ee5f3872
MB		 2791 for (i = 0; i < ARRAY_SIZE(wm8996->supplies); i++)
2792 wm8996->supplies[i].supply = wm8996_supply_names[i];
2793
24e0c57b
MB		 2794 ret = devm_regulator_bulk_get(&i2c->dev, ARRAY_SIZE(wm8996->supplies),
2795 wm8996->supplies);
ee5f3872
MB		 2796 if (ret != 0) {
2797 dev_err(&i2c->dev, "Failed to request supplies: %d\n", ret);
2798 goto err_gpio;
2799 }
2800
625c4888
MB		 2801 wm8996->disable_nb[0].notifier_call = wm8996_regulator_event_0;
2802 wm8996->disable_nb[1].notifier_call = wm8996_regulator_event_1;
2803 wm8996->disable_nb[2].notifier_call = wm8996_regulator_event_2;
2804
2805 /* This should really be moved into the regulator core */
2806 for (i = 0; i < ARRAY_SIZE(wm8996->supplies); i++) {
2807 ret = regulator_register_notifier(wm8996->supplies[i].consumer,
2808 &wm8996->disable_nb[i]);
2809 if (ret != 0) {
2810 dev_err(&i2c->dev,
2811 "Failed to register regulator notifier: %d\n",
2812 ret);
2813 }
2814 }
2815
ee5f3872
MB		 2816 ret = regulator_bulk_enable(ARRAY_SIZE(wm8996->supplies),
2817 wm8996->supplies);
2818 if (ret != 0) {
2819 dev_err(&i2c->dev, "Failed to enable supplies: %d\n", ret);
24e0c57b 2820 goto err_gpio;
ee5f3872
MB		 2821 }
2822
2823 if (wm8996->pdata.ldo_ena > 0) {
2824 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 1);
2825 msleep(5);
2826 }
2827
af691fb6 2828 wm8996->regmap = devm_regmap_init_i2c(i2c, &wm8996_regmap);
ee5f3872
MB		 2829 if (IS_ERR(wm8996->regmap)) {
2830 ret = PTR_ERR(wm8996->regmap);
2831 dev_err(&i2c->dev, "regmap_init() failed: %d\n", ret);
2832 goto err_enable;
2833 }
2834
2835 ret = regmap_read(wm8996->regmap, WM8996_SOFTWARE_RESET, &reg);
2836 if (ret < 0) {
2837 dev_err(&i2c->dev, "Failed to read ID register: %d\n", ret);
2838 goto err_regmap;
2839 }
2840 if (reg != 0x8915) {
905b4195 2841 dev_err(&i2c->dev, "Device is not a WM8996, ID %x\n", reg);
ee5f3872
MB		 2842 ret = -EINVAL;
2843 goto err_regmap;
2844 }
2845
2846 ret = regmap_read(wm8996->regmap, WM8996_CHIP_REVISION, &reg);
2847 if (ret < 0) {
2848 dev_err(&i2c->dev, "Failed to read device revision: %d\n",
2849 ret);
2850 goto err_regmap;
2851 }
2852
2853 dev_info(&i2c->dev, "revision %c\n",
2854 (reg & WM8996_CHIP_REV_MASK) + 'A');
2855
d4b3d0fb
MB		 2856 if (wm8996->pdata.ldo_ena > 0) {
2857 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 0);
2858 regcache_cache_only(wm8996->regmap, true);
2859 } else {
2860 ret = regmap_write(wm8996->regmap, WM8996_SOFTWARE_RESET,
2861 0x8915);
2862 if (ret != 0) {
2863 dev_err(&i2c->dev, "Failed to issue reset: %d\n", ret);
2864 goto err_regmap;
2865 }
ee5f3872
MB		 2866 }
2867
db133409
MB		 2868 regulator_bulk_disable(ARRAY_SIZE(wm8996->supplies), wm8996->supplies);
2869
ec8ffe18
MB		 2870 /* Apply platform data settings */
2871 regmap_update_bits(wm8996->regmap, WM8996_LINE_INPUT_CONTROL,
2872 WM8996_INL_MODE_MASK | WM8996_INR_MODE_MASK,
2873 wm8996->pdata.inl_mode << WM8996_INL_MODE_SHIFT |
2874 wm8996->pdata.inr_mode);
2875
2876 for (i = 0; i < ARRAY_SIZE(wm8996->pdata.gpio_default); i++) {
2877 if (!wm8996->pdata.gpio_default[i])
2878 continue;
2879
2880 regmap_write(wm8996->regmap, WM8996_GPIO_1 + i,
2881 wm8996->pdata.gpio_default[i] & 0xffff);
2882 }
2883
2884 if (wm8996->pdata.spkmute_seq)
2885 regmap_update_bits(wm8996->regmap,
2886 WM8996_PDM_SPEAKER_MUTE_SEQUENCE,
2887 WM8996_SPK_MUTE_ENDIAN |
2888 WM8996_SPK_MUTE_SEQ1_MASK,
2889 wm8996->pdata.spkmute_seq);
2890
2891 regmap_update_bits(wm8996->regmap, WM8996_ACCESSORY_DETECT_MODE_2,
2892 WM8996_MICD_BIAS_SRC | WM8996_HPOUT1FB_SRC |
2893 WM8996_MICD_SRC, wm8996->pdata.micdet_def);
2894
2895 /* Latch volume update bits */
2896 regmap_update_bits(wm8996->regmap, WM8996_LEFT_LINE_INPUT_VOLUME,
2897 WM8996_IN1_VU, WM8996_IN1_VU);
2898 regmap_update_bits(wm8996->regmap, WM8996_RIGHT_LINE_INPUT_VOLUME,
2899 WM8996_IN1_VU, WM8996_IN1_VU);
2900
2901 regmap_update_bits(wm8996->regmap, WM8996_DAC1_LEFT_VOLUME,
2902 WM8996_DAC1_VU, WM8996_DAC1_VU);
2903 regmap_update_bits(wm8996->regmap, WM8996_DAC1_RIGHT_VOLUME,
2904 WM8996_DAC1_VU, WM8996_DAC1_VU);
2905 regmap_update_bits(wm8996->regmap, WM8996_DAC2_LEFT_VOLUME,
2906 WM8996_DAC2_VU, WM8996_DAC2_VU);
2907 regmap_update_bits(wm8996->regmap, WM8996_DAC2_RIGHT_VOLUME,
2908 WM8996_DAC2_VU, WM8996_DAC2_VU);
2909
2910 regmap_update_bits(wm8996->regmap, WM8996_OUTPUT1_LEFT_VOLUME,
2911 WM8996_DAC1_VU, WM8996_DAC1_VU);
2912 regmap_update_bits(wm8996->regmap, WM8996_OUTPUT1_RIGHT_VOLUME,
2913 WM8996_DAC1_VU, WM8996_DAC1_VU);
2914 regmap_update_bits(wm8996->regmap, WM8996_OUTPUT2_LEFT_VOLUME,
2915 WM8996_DAC2_VU, WM8996_DAC2_VU);
2916 regmap_update_bits(wm8996->regmap, WM8996_OUTPUT2_RIGHT_VOLUME,
2917 WM8996_DAC2_VU, WM8996_DAC2_VU);
2918
2919 regmap_update_bits(wm8996->regmap, WM8996_DSP1_TX_LEFT_VOLUME,
2920 WM8996_DSP1TX_VU, WM8996_DSP1TX_VU);
2921 regmap_update_bits(wm8996->regmap, WM8996_DSP1_TX_RIGHT_VOLUME,
2922 WM8996_DSP1TX_VU, WM8996_DSP1TX_VU);
2923 regmap_update_bits(wm8996->regmap, WM8996_DSP2_TX_LEFT_VOLUME,
2924 WM8996_DSP2TX_VU, WM8996_DSP2TX_VU);
2925 regmap_update_bits(wm8996->regmap, WM8996_DSP2_TX_RIGHT_VOLUME,
2926 WM8996_DSP2TX_VU, WM8996_DSP2TX_VU);
2927
2928 regmap_update_bits(wm8996->regmap, WM8996_DSP1_RX_LEFT_VOLUME,
2929 WM8996_DSP1RX_VU, WM8996_DSP1RX_VU);
2930 regmap_update_bits(wm8996->regmap, WM8996_DSP1_RX_RIGHT_VOLUME,
2931 WM8996_DSP1RX_VU, WM8996_DSP1RX_VU);
2932 regmap_update_bits(wm8996->regmap, WM8996_DSP2_RX_LEFT_VOLUME,
2933 WM8996_DSP2RX_VU, WM8996_DSP2RX_VU);
2934 regmap_update_bits(wm8996->regmap, WM8996_DSP2_RX_RIGHT_VOLUME,
2935 WM8996_DSP2RX_VU, WM8996_DSP2RX_VU);
2936
2937 /* No support currently for the underclocked TDM modes and
2938 * pick a default TDM layout with each channel pair working with
2939 * slots 0 and 1. */
2940 regmap_update_bits(wm8996->regmap,
2941 WM8996_AIF1RX_CHANNEL_0_CONFIGURATION,
2942 WM8996_AIF1RX_CHAN0_SLOTS_MASK |
2943 WM8996_AIF1RX_CHAN0_START_SLOT_MASK,
2944 1 << WM8996_AIF1RX_CHAN0_SLOTS_SHIFT | 0);
2945 regmap_update_bits(wm8996->regmap,
2946 WM8996_AIF1RX_CHANNEL_1_CONFIGURATION,
2947 WM8996_AIF1RX_CHAN1_SLOTS_MASK |
2948 WM8996_AIF1RX_CHAN1_START_SLOT_MASK,
2949 1 << WM8996_AIF1RX_CHAN1_SLOTS_SHIFT | 1);
2950 regmap_update_bits(wm8996->regmap,
2951 WM8996_AIF1RX_CHANNEL_2_CONFIGURATION,
2952 WM8996_AIF1RX_CHAN2_SLOTS_MASK |
2953 WM8996_AIF1RX_CHAN2_START_SLOT_MASK,
2954 1 << WM8996_AIF1RX_CHAN2_SLOTS_SHIFT | 0);
2955 regmap_update_bits(wm8996->regmap,
2956 WM8996_AIF1RX_CHANNEL_3_CONFIGURATION,
2957 WM8996_AIF1RX_CHAN3_SLOTS_MASK |
2958 WM8996_AIF1RX_CHAN0_START_SLOT_MASK,
2959 1 << WM8996_AIF1RX_CHAN3_SLOTS_SHIFT | 1);
2960 regmap_update_bits(wm8996->regmap,
2961 WM8996_AIF1RX_CHANNEL_4_CONFIGURATION,
2962 WM8996_AIF1RX_CHAN4_SLOTS_MASK |
2963 WM8996_AIF1RX_CHAN0_START_SLOT_MASK,
2964 1 << WM8996_AIF1RX_CHAN4_SLOTS_SHIFT | 0);
2965 regmap_update_bits(wm8996->regmap,
2966 WM8996_AIF1RX_CHANNEL_5_CONFIGURATION,
2967 WM8996_AIF1RX_CHAN5_SLOTS_MASK |
2968 WM8996_AIF1RX_CHAN0_START_SLOT_MASK,
2969 1 << WM8996_AIF1RX_CHAN5_SLOTS_SHIFT | 1);
2970
2971 regmap_update_bits(wm8996->regmap,
2972 WM8996_AIF2RX_CHANNEL_0_CONFIGURATION,
2973 WM8996_AIF2RX_CHAN0_SLOTS_MASK |
2974 WM8996_AIF2RX_CHAN0_START_SLOT_MASK,
2975 1 << WM8996_AIF2RX_CHAN0_SLOTS_SHIFT | 0);
2976 regmap_update_bits(wm8996->regmap,
2977 WM8996_AIF2RX_CHANNEL_1_CONFIGURATION,
2978 WM8996_AIF2RX_CHAN1_SLOTS_MASK |
2979 WM8996_AIF2RX_CHAN1_START_SLOT_MASK,
2980 1 << WM8996_AIF2RX_CHAN1_SLOTS_SHIFT | 1);
2981
2982 regmap_update_bits(wm8996->regmap,
2983 WM8996_AIF1TX_CHANNEL_0_CONFIGURATION,
2984 WM8996_AIF1TX_CHAN0_SLOTS_MASK |
2985 WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2986 1 << WM8996_AIF1TX_CHAN0_SLOTS_SHIFT | 0);
2987 regmap_update_bits(wm8996->regmap,
2988 WM8996_AIF1TX_CHANNEL_1_CONFIGURATION,
2989 WM8996_AIF1TX_CHAN1_SLOTS_MASK |
2990 WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2991 1 << WM8996_AIF1TX_CHAN1_SLOTS_SHIFT | 1);
2992 regmap_update_bits(wm8996->regmap,
2993 WM8996_AIF1TX_CHANNEL_2_CONFIGURATION,
2994 WM8996_AIF1TX_CHAN2_SLOTS_MASK |
2995 WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2996 1 << WM8996_AIF1TX_CHAN2_SLOTS_SHIFT | 0);
2997 regmap_update_bits(wm8996->regmap,
2998 WM8996_AIF1TX_CHANNEL_3_CONFIGURATION,
2999 WM8996_AIF1TX_CHAN3_SLOTS_MASK |
3000 WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
3001 1 << WM8996_AIF1TX_CHAN3_SLOTS_SHIFT | 1);
3002 regmap_update_bits(wm8996->regmap,
3003 WM8996_AIF1TX_CHANNEL_4_CONFIGURATION,
3004 WM8996_AIF1TX_CHAN4_SLOTS_MASK |
3005 WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
3006 1 << WM8996_AIF1TX_CHAN4_SLOTS_SHIFT | 0);
3007 regmap_update_bits(wm8996->regmap,
3008 WM8996_AIF1TX_CHANNEL_5_CONFIGURATION,
3009 WM8996_AIF1TX_CHAN5_SLOTS_MASK |
3010 WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
3011 1 << WM8996_AIF1TX_CHAN5_SLOTS_SHIFT | 1);
3012
3013 regmap_update_bits(wm8996->regmap,
3014 WM8996_AIF2TX_CHANNEL_0_CONFIGURATION,
3015 WM8996_AIF2TX_CHAN0_SLOTS_MASK |
3016 WM8996_AIF2TX_CHAN0_START_SLOT_MASK,
3017 1 << WM8996_AIF2TX_CHAN0_SLOTS_SHIFT | 0);
3018 regmap_update_bits(wm8996->regmap,
3019 WM8996_AIF1TX_CHANNEL_1_CONFIGURATION,
3020 WM8996_AIF2TX_CHAN1_SLOTS_MASK |
3021 WM8996_AIF2TX_CHAN1_START_SLOT_MASK,
3022 1 << WM8996_AIF1TX_CHAN1_SLOTS_SHIFT | 1);
3023
3024 /* If the TX LRCLK pins are not in LRCLK mode configure the
3025 * AIFs to source their clocks from the RX LRCLKs.
3026 */
3027 ret = regmap_read(wm8996->regmap, WM8996_GPIO_1, &reg);
3028 if (ret != 0) {
3029 dev_err(&i2c->dev, "Failed to read GPIO1: %d\n", ret);
3030 goto err_regmap;
3031 }
3032
3033 if (reg & WM8996_GP1_FN_MASK)
3034 regmap_update_bits(wm8996->regmap, WM8996_AIF1_TX_LRCLK_2,
3035 WM8996_AIF1TX_LRCLK_MODE,
3036 WM8996_AIF1TX_LRCLK_MODE);
3037
3038 ret = regmap_read(wm8996->regmap, WM8996_GPIO_2, &reg);
3039 if (ret != 0) {
3040 dev_err(&i2c->dev, "Failed to read GPIO2: %d\n", ret);
3041 goto err_regmap;
3042 }
3043
3044 if (reg & WM8996_GP2_FN_MASK)
3045 regmap_update_bits(wm8996->regmap, WM8996_AIF2_TX_LRCLK_2,
3046 WM8996_AIF2TX_LRCLK_MODE,
3047 WM8996_AIF2TX_LRCLK_MODE);
3048
b2d1e233
MB		 3049 wm8996_init_gpio(wm8996);
3050
a9ba6151
MB		 3051 ret = snd_soc_register_codec(&i2c->dev,
3052 &soc_codec_dev_wm8996, wm8996_dai,
3053 ARRAY_SIZE(wm8996_dai));
3054 if (ret < 0)
b2d1e233 3055 goto err_gpiolib;
a9ba6151
MB		 3056
3057 return ret;
3058
b2d1e233
MB		 3059err_gpiolib:
3060 wm8996_free_gpio(wm8996);
ee5f3872 3061err_regmap:
ee5f3872
MB		 3062err_enable:
3063 if (wm8996->pdata.ldo_ena > 0)
3064 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 0);
3065 regulator_bulk_disable(ARRAY_SIZE(wm8996->supplies), wm8996->supplies);
a9ba6151
MB		 3066err_gpio:
3067 if (wm8996->pdata.ldo_ena > 0)
3068 gpio_free(wm8996->pdata.ldo_ena);
3069err:
a9ba6151
MB		 3070
3071 return ret;
3072}
3073
7a79e94e 3074static int wm8996_i2c_remove(struct i2c_client *client)
a9ba6151
MB		 3075{
3076 struct wm8996_priv *wm8996 = i2c_get_clientdata(client);
625c4888 3077 int i;
a9ba6151
MB		 3078
3079 snd_soc_unregister_codec(&client->dev);
b2d1e233 3080 wm8996_free_gpio(wm8996);
ee5f3872
MB		 3081 if (wm8996->pdata.ldo_ena > 0) {
3082 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 0);
a9ba6151 3083 gpio_free(wm8996->pdata.ldo_ena);
ee5f3872 3084 }
625c4888
MB		 3085 for (i = 0; i < ARRAY_SIZE(wm8996->supplies); i++)
3086 regulator_unregister_notifier(wm8996->supplies[i].consumer,
3087 &wm8996->disable_nb[i]);
3088
a9ba6151
MB		 3089 return 0;
3090}
3091
3092static const struct i2c_device_id wm8996_i2c_id[] = {
3093 { "wm8996", 0 },
3094 { }
3095};
3096MODULE_DEVICE_TABLE(i2c, wm8996_i2c_id);
3097
3098static struct i2c_driver wm8996_i2c_driver = {
3099 .driver = {
3100 .name = "wm8996",
a9ba6151
MB		 3101 },
3102 .probe = wm8996_i2c_probe,
7a79e94e 3103 .remove = wm8996_i2c_remove,
a9ba6151
MB		 3104 .id_table = wm8996_i2c_id,
3105};
3106
8005f394 3107module_i2c_driver(wm8996_i2c_driver);
a9ba6151
MB		 3108
3109MODULE_DESCRIPTION("ASoC WM8996 driver");
3110MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
3111MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.399279 seconds and 5 git commands to generate.