projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ASoC: CX20442: simplify codec controller usage
[deliverable/linux.git] / sound / soc / codecs / wm9081.c
CommitLineData
86ed3669
MB		 1/*
2 * wm9081.c -- WM9081 ALSA SoC Audio driver
3 *
4 * Author: Mark Brown
5 *
6 * Copyright 2009 Wolfson Microelectronics plc
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 */
13
14#include <linux/module.h>
15#include <linux/moduleparam.h>
16#include <linux/init.h>
17#include <linux/delay.h>
18#include <linux/pm.h>
19#include <linux/i2c.h>
20#include <linux/platform_device.h>
21#include <sound/core.h>
22#include <sound/pcm.h>
23#include <sound/pcm_params.h>
24#include <sound/soc.h>
25#include <sound/soc-dapm.h>
26#include <sound/initval.h>
27#include <sound/tlv.h>
28
29#include <sound/wm9081.h>
30#include "wm9081.h"
31
32static u16 wm9081_reg_defaults[] = {
33 0x0000, /* R0 - Software Reset */
34 0x0000, /* R1 */
35 0x00B9, /* R2 - Analogue Lineout */
36 0x00B9, /* R3 - Analogue Speaker PGA */
37 0x0001, /* R4 - VMID Control */
38 0x0068, /* R5 - Bias Control 1 */
39 0x0000, /* R6 */
40 0x0000, /* R7 - Analogue Mixer */
41 0x0000, /* R8 - Anti Pop Control */
42 0x01DB, /* R9 - Analogue Speaker 1 */
43 0x0018, /* R10 - Analogue Speaker 2 */
44 0x0180, /* R11 - Power Management */
45 0x0000, /* R12 - Clock Control 1 */
46 0x0038, /* R13 - Clock Control 2 */
47 0x4000, /* R14 - Clock Control 3 */
48 0x0000, /* R15 */
49 0x0000, /* R16 - FLL Control 1 */
50 0x0200, /* R17 - FLL Control 2 */
51 0x0000, /* R18 - FLL Control 3 */
52 0x0204, /* R19 - FLL Control 4 */
53 0x0000, /* R20 - FLL Control 5 */
54 0x0000, /* R21 */
55 0x0000, /* R22 - Audio Interface 1 */
56 0x0002, /* R23 - Audio Interface 2 */
57 0x0008, /* R24 - Audio Interface 3 */
58 0x0022, /* R25 - Audio Interface 4 */
59 0x0000, /* R26 - Interrupt Status */
60 0x0006, /* R27 - Interrupt Status Mask */
61 0x0000, /* R28 - Interrupt Polarity */
62 0x0000, /* R29 - Interrupt Control */
63 0x00C0, /* R30 - DAC Digital 1 */
64 0x0008, /* R31 - DAC Digital 2 */
65 0x09AF, /* R32 - DRC 1 */
66 0x4201, /* R33 - DRC 2 */
67 0x0000, /* R34 - DRC 3 */
68 0x0000, /* R35 - DRC 4 */
69 0x0000, /* R36 */
70 0x0000, /* R37 */
71 0x0000, /* R38 - Write Sequencer 1 */
72 0x0000, /* R39 - Write Sequencer 2 */
73 0x0002, /* R40 - MW Slave 1 */
74 0x0000, /* R41 */
75 0x0000, /* R42 - EQ 1 */
76 0x0000, /* R43 - EQ 2 */
77 0x0FCA, /* R44 - EQ 3 */
78 0x0400, /* R45 - EQ 4 */
79 0x00B8, /* R46 - EQ 5 */
80 0x1EB5, /* R47 - EQ 6 */
81 0xF145, /* R48 - EQ 7 */
82 0x0B75, /* R49 - EQ 8 */
83 0x01C5, /* R50 - EQ 9 */
84 0x169E, /* R51 - EQ 10 */
85 0xF829, /* R52 - EQ 11 */
86 0x07AD, /* R53 - EQ 12 */
87 0x1103, /* R54 - EQ 13 */
88 0x1C58, /* R55 - EQ 14 */
89 0xF373, /* R56 - EQ 15 */
90 0x0A54, /* R57 - EQ 16 */
91 0x0558, /* R58 - EQ 17 */
92 0x0564, /* R59 - EQ 18 */
93 0x0559, /* R60 - EQ 19 */
94 0x4000, /* R61 - EQ 20 */
95};
96
97static struct {
98 int ratio;
99 int clk_sys_rate;
100} clk_sys_rates[] = {
101 { 64, 0 },
102 { 128, 1 },
103 { 192, 2 },
104 { 256, 3 },
105 { 384, 4 },
106 { 512, 5 },
107 { 768, 6 },
108 { 1024, 7 },
109 { 1408, 8 },
110 { 1536, 9 },
111};
112
113static struct {
114 int rate;
115 int sample_rate;
116} sample_rates[] = {
117 { 8000, 0 },
118 { 11025, 1 },
119 { 12000, 2 },
120 { 16000, 3 },
121 { 22050, 4 },
122 { 24000, 5 },
123 { 32000, 6 },
124 { 44100, 7 },
125 { 48000, 8 },
126 { 88200, 9 },
127 { 96000, 10 },
128};
129
130static struct {
131 int div; /* *10 due to .5s */
132 int bclk_div;
133} bclk_divs[] = {
134 { 10, 0 },
135 { 15, 1 },
136 { 20, 2 },
137 { 30, 3 },
138 { 40, 4 },
139 { 50, 5 },
140 { 55, 6 },
141 { 60, 7 },
142 { 80, 8 },
143 { 100, 9 },
144 { 110, 10 },
145 { 120, 11 },
146 { 160, 12 },
147 { 200, 13 },
148 { 220, 14 },
149 { 240, 15 },
150 { 250, 16 },
151 { 300, 17 },
152 { 320, 18 },
153 { 440, 19 },
154 { 480, 20 },
155};
156
157struct wm9081_priv {
158 struct snd_soc_codec codec;
159 u16 reg_cache[WM9081_MAX_REGISTER + 1];
160 int sysclk_source;
161 int mclk_rate;
162 int sysclk_rate;
163 int fs;
164 int bclk;
165 int master;
166 int fll_fref;
167 int fll_fout;
168 struct wm9081_retune_mobile_config *retune;
169};
170
171static int wm9081_reg_is_volatile(int reg)
172{
173 switch (reg) {
174 default:
175 return 0;
176 }
177}
178
179static unsigned int wm9081_read_reg_cache(struct snd_soc_codec *codec,
180 unsigned int reg)
181{
182 u16 *cache = codec->reg_cache;
183 BUG_ON(reg > WM9081_MAX_REGISTER);
184 return cache[reg];
185}
186
187static unsigned int wm9081_read_hw(struct snd_soc_codec *codec, u8 reg)
188{
189 struct i2c_msg xfer[2];
190 u16 data;
191 int ret;
192 struct i2c_client *client = codec->control_data;
193
194 BUG_ON(reg > WM9081_MAX_REGISTER);
195
196 /* Write register */
197 xfer[0].addr = client->addr;
198 xfer[0].flags = 0;
199 xfer[0].len = 1;
200 xfer[0].buf = &reg;
201
202 /* Read data */
203 xfer[1].addr = client->addr;
204 xfer[1].flags = I2C_M_RD;
205 xfer[1].len = 2;
206 xfer[1].buf = (u8 *)&data;
207
208 ret = i2c_transfer(client->adapter, xfer, 2);
209 if (ret != 2) {
210 dev_err(&client->dev, "i2c_transfer() returned %d\n", ret);
211 return 0;
212 }
213
214 return (data >> 8) | ((data & 0xff) << 8);
215}
216
217static unsigned int wm9081_read(struct snd_soc_codec *codec, unsigned int reg)
218{
219 if (wm9081_reg_is_volatile(reg))
220 return wm9081_read_hw(codec, reg);
221 else
222 return wm9081_read_reg_cache(codec, reg);
223}
224
225static int wm9081_write(struct snd_soc_codec *codec, unsigned int reg,
226 unsigned int value)
227{
228 u16 *cache = codec->reg_cache;
229 u8 data[3];
230
231 BUG_ON(reg > WM9081_MAX_REGISTER);
232
233 if (!wm9081_reg_is_volatile(reg))
234 cache[reg] = value;
235
236 data[0] = reg;
237 data[1] = value >> 8;
238 data[2] = value & 0x00ff;
239
240 if (codec->hw_write(codec->control_data, data, 3) == 3)
241 return 0;
242 else
243 return -EIO;
244}
245
246static int wm9081_reset(struct snd_soc_codec *codec)
247{
248 return wm9081_write(codec, WM9081_SOFTWARE_RESET, 0);
249}
250
251static const DECLARE_TLV_DB_SCALE(drc_in_tlv, -4500, 75, 0);
252static const DECLARE_TLV_DB_SCALE(drc_out_tlv, -2250, 75, 0);
253static const DECLARE_TLV_DB_SCALE(drc_min_tlv, -1800, 600, 0);
254static unsigned int drc_max_tlv[] = {
255 TLV_DB_RANGE_HEAD(4),
256 0, 0, TLV_DB_SCALE_ITEM(1200, 0, 0),
257 1, 1, TLV_DB_SCALE_ITEM(1800, 0, 0),
258 2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),
259 3, 3, TLV_DB_SCALE_ITEM(3600, 0, 0),
260};
261static const DECLARE_TLV_DB_SCALE(drc_qr_tlv, 1200, 600, 0);
262static const DECLARE_TLV_DB_SCALE(drc_startup_tlv, -300, 50, 0);
263
264static const DECLARE_TLV_DB_SCALE(eq_tlv, -1200, 100, 0);
265
266static const DECLARE_TLV_DB_SCALE(in_tlv, -600, 600, 0);
267static const DECLARE_TLV_DB_SCALE(dac_tlv, -7200, 75, 1);
268static const DECLARE_TLV_DB_SCALE(out_tlv, -5700, 100, 0);
269
270static const char *drc_high_text[] = {
271 "1",
272 "1/2",
273 "1/4",
274 "1/8",
275 "1/16",
276 "0",
277};
278
279static const struct soc_enum drc_high =
280 SOC_ENUM_SINGLE(WM9081_DRC_3, 3, 6, drc_high_text);
281
282static const char *drc_low_text[] = {
283 "1",
284 "1/2",
285 "1/4",
286 "1/8",
287 "0",
288};
289
290static const struct soc_enum drc_low =
291 SOC_ENUM_SINGLE(WM9081_DRC_3, 0, 5, drc_low_text);
292
293static const char *drc_atk_text[] = {
294 "181us",
295 "181us",
296 "363us",
297 "726us",
298 "1.45ms",
299 "2.9ms",
300 "5.8ms",
301 "11.6ms",
302 "23.2ms",
303 "46.4ms",
304 "92.8ms",
305 "185.6ms",
306};
307
308static const struct soc_enum drc_atk =
309 SOC_ENUM_SINGLE(WM9081_DRC_2, 12, 12, drc_atk_text);
310
311static const char *drc_dcy_text[] = {
312 "186ms",
313 "372ms",
314 "743ms",
315 "1.49s",
316 "2.97s",
317 "5.94s",
318 "11.89s",
319 "23.78s",
320 "47.56s",
321};
322
323static const struct soc_enum drc_dcy =
324 SOC_ENUM_SINGLE(WM9081_DRC_2, 8, 9, drc_dcy_text);
325
326static const char *drc_qr_dcy_text[] = {
327 "0.725ms",
328 "1.45ms",
329 "5.8ms",
330};
331
332static const struct soc_enum drc_qr_dcy =
333 SOC_ENUM_SINGLE(WM9081_DRC_2, 4, 3, drc_qr_dcy_text);
334
335static const char *dac_deemph_text[] = {
336 "None",
337 "32kHz",
338 "44.1kHz",
339 "48kHz",
340};
341
342static const struct soc_enum dac_deemph =
343 SOC_ENUM_SINGLE(WM9081_DAC_DIGITAL_2, 1, 4, dac_deemph_text);
344
345static const char *speaker_mode_text[] = {
346 "Class D",
347 "Class AB",
348};
349
350static const struct soc_enum speaker_mode =
351 SOC_ENUM_SINGLE(WM9081_ANALOGUE_SPEAKER_2, 6, 2, speaker_mode_text);
352
353static int speaker_mode_get(struct snd_kcontrol *kcontrol,
354 struct snd_ctl_elem_value *ucontrol)
355{
356 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
357 unsigned int reg;
358
359 reg = wm9081_read(codec, WM9081_ANALOGUE_SPEAKER_2);
360 if (reg & WM9081_SPK_MODE)
361 ucontrol->value.integer.value[0] = 1;
362 else
363 ucontrol->value.integer.value[0] = 0;
364
365 return 0;
366}
367
368/*
369 * Stop any attempts to change speaker mode while the speaker is enabled.
370 *
371 * We also have some special anti-pop controls dependant on speaker
372 * mode which must be changed along with the mode.
373 */
374static int speaker_mode_put(struct snd_kcontrol *kcontrol,
375 struct snd_ctl_elem_value *ucontrol)
376{
377 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
378 unsigned int reg_pwr = wm9081_read(codec, WM9081_POWER_MANAGEMENT);
379 unsigned int reg2 = wm9081_read(codec, WM9081_ANALOGUE_SPEAKER_2);
380
381 /* Are we changing anything? */
382 if (ucontrol->value.integer.value[0] ==
383 ((reg2 & WM9081_SPK_MODE) != 0))
384 return 0;
385
386 /* Don't try to change modes while enabled */
387 if (reg_pwr & WM9081_SPK_ENA)
388 return -EINVAL;
389
390 if (ucontrol->value.integer.value[0]) {
391 /* Class AB */
392 reg2 &= ~(WM9081_SPK_INV_MUTE | WM9081_OUT_SPK_CTRL);
393 reg2 |= WM9081_SPK_MODE;
394 } else {
395 /* Class D */
396 reg2 |= WM9081_SPK_INV_MUTE | WM9081_OUT_SPK_CTRL;
397 reg2 &= ~WM9081_SPK_MODE;
398 }
399
400 wm9081_write(codec, WM9081_ANALOGUE_SPEAKER_2, reg2);
401
402 return 0;
403}
404
405static const struct snd_kcontrol_new wm9081_snd_controls[] = {
406SOC_SINGLE_TLV("IN1 Volume", WM9081_ANALOGUE_MIXER, 1, 1, 1, in_tlv),
407SOC_SINGLE_TLV("IN2 Volume", WM9081_ANALOGUE_MIXER, 3, 1, 1, in_tlv),
408
409SOC_SINGLE_TLV("Playback Volume", WM9081_DAC_DIGITAL_1, 1, 96, 0, dac_tlv),
410
411SOC_SINGLE("LINEOUT Switch", WM9081_ANALOGUE_LINEOUT, 7, 1, 1),
412SOC_SINGLE("LINEOUT ZC Switch", WM9081_ANALOGUE_LINEOUT, 6, 1, 0),
413SOC_SINGLE_TLV("LINEOUT Volume", WM9081_ANALOGUE_LINEOUT, 0, 63, 0, out_tlv),
414
415SOC_SINGLE("DRC Switch", WM9081_DRC_1, 15, 1, 0),
416SOC_ENUM("DRC High Slope", drc_high),
417SOC_ENUM("DRC Low Slope", drc_low),
418SOC_SINGLE_TLV("DRC Input Volume", WM9081_DRC_4, 5, 60, 1, drc_in_tlv),
419SOC_SINGLE_TLV("DRC Output Volume", WM9081_DRC_4, 0, 30, 1, drc_out_tlv),
420SOC_SINGLE_TLV("DRC Minimum Volume", WM9081_DRC_2, 2, 3, 1, drc_min_tlv),
421SOC_SINGLE_TLV("DRC Maximum Volume", WM9081_DRC_2, 0, 3, 0, drc_max_tlv),
422SOC_ENUM("DRC Attack", drc_atk),
423SOC_ENUM("DRC Decay", drc_dcy),
424SOC_SINGLE("DRC Quick Release Switch", WM9081_DRC_1, 2, 1, 0),
425SOC_SINGLE_TLV("DRC Quick Release Volume", WM9081_DRC_2, 6, 3, 0, drc_qr_tlv),
426SOC_ENUM("DRC Quick Release Decay", drc_qr_dcy),
427SOC_SINGLE_TLV("DRC Startup Volume", WM9081_DRC_1, 6, 18, 0, drc_startup_tlv),
428
429SOC_SINGLE("EQ Switch", WM9081_EQ_1, 0, 1, 0),
430
431SOC_SINGLE("Speaker DC Volume", WM9081_ANALOGUE_SPEAKER_1, 3, 5, 0),
432SOC_SINGLE("Speaker AC Volume", WM9081_ANALOGUE_SPEAKER_1, 0, 5, 0),
433SOC_SINGLE("Speaker Switch", WM9081_ANALOGUE_SPEAKER_PGA, 7, 1, 1),
434SOC_SINGLE("Speaker ZC Switch", WM9081_ANALOGUE_SPEAKER_PGA, 6, 1, 0),
435SOC_SINGLE_TLV("Speaker Volume", WM9081_ANALOGUE_SPEAKER_PGA, 0, 63, 0,
436 out_tlv),
437SOC_ENUM("DAC Deemphasis", dac_deemph),
438SOC_ENUM_EXT("Speaker Mode", speaker_mode, speaker_mode_get, speaker_mode_put),
439};
440
441static const struct snd_kcontrol_new wm9081_eq_controls[] = {
442SOC_SINGLE_TLV("EQ1 Volume", WM9081_EQ_1, 11, 24, 0, eq_tlv),
443SOC_SINGLE_TLV("EQ2 Volume", WM9081_EQ_1, 6, 24, 0, eq_tlv),
444SOC_SINGLE_TLV("EQ3 Volume", WM9081_EQ_1, 1, 24, 0, eq_tlv),
445SOC_SINGLE_TLV("EQ4 Volume", WM9081_EQ_2, 11, 24, 0, eq_tlv),
446SOC_SINGLE_TLV("EQ5 Volume", WM9081_EQ_2, 6, 24, 0, eq_tlv),
447};
448
449static const struct snd_kcontrol_new mixer[] = {
450SOC_DAPM_SINGLE("IN1 Switch", WM9081_ANALOGUE_MIXER, 0, 1, 0),
451SOC_DAPM_SINGLE("IN2 Switch", WM9081_ANALOGUE_MIXER, 2, 1, 0),
452SOC_DAPM_SINGLE("Playback Switch", WM9081_ANALOGUE_MIXER, 4, 1, 0),
453};
454
455static int speaker_event(struct snd_soc_dapm_widget *w,
456 struct snd_kcontrol *kcontrol, int event)
457{
458 struct snd_soc_codec *codec = w->codec;
459 unsigned int reg = wm9081_read(codec, WM9081_POWER_MANAGEMENT);
460
461 switch (event) {
462 case SND_SOC_DAPM_POST_PMU:
463 reg |= WM9081_SPK_ENA;
464 break;
465
466 case SND_SOC_DAPM_PRE_PMD:
467 reg &= ~WM9081_SPK_ENA;
468 break;
469 }
470
471 wm9081_write(codec, WM9081_POWER_MANAGEMENT, reg);
472
473 return 0;
474}
475
476struct _fll_div {
477 u16 fll_fratio;
478 u16 fll_outdiv;
479 u16 fll_clk_ref_div;
480 u16 n;
481 u16 k;
482};
483
484/* The size in bits of the FLL divide multiplied by 10
485 * to allow rounding later */
486#define FIXED_FLL_SIZE ((1 << 16) * 10)
487
488static struct {
489 unsigned int min;
490 unsigned int max;
491 u16 fll_fratio;
492 int ratio;
493} fll_fratios[] = {
494 { 0, 64000, 4, 16 },
495 { 64000, 128000, 3, 8 },
496 { 128000, 256000, 2, 4 },
497 { 256000, 1000000, 1, 2 },
498 { 1000000, 13500000, 0, 1 },
499};
500
501static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
502 unsigned int Fout)
503{
504 u64 Kpart;
505 unsigned int K, Ndiv, Nmod, target;
506 unsigned int div;
507 int i;
508
509 /* Fref must be <=13.5MHz */
510 div = 1;
511 while ((Fref / div) > 13500000) {
512 div *= 2;
513
514 if (div > 8) {
515 pr_err("Can't scale %dMHz input down to <=13.5MHz\n",
516 Fref);
517 return -EINVAL;
518 }
519 }
520 fll_div->fll_clk_ref_div = div / 2;
521
522 pr_debug("Fref=%u Fout=%u\n", Fref, Fout);
523
524 /* Apply the division for our remaining calculations */
525 Fref /= div;
526
527 /* Fvco should be 90-100MHz; don't check the upper bound */
528 div = 0;
529 target = Fout * 2;
530 while (target < 90000000) {
531 div++;
532 target *= 2;
533 if (div > 7) {
534 pr_err("Unable to find FLL_OUTDIV for Fout=%uHz\n",
535 Fout);
536 return -EINVAL;
537 }
538 }
539 fll_div->fll_outdiv = div;
540
541 pr_debug("Fvco=%dHz\n", target);
542
543 /* Find an appropraite FLL_FRATIO and factor it out of the target */
544 for (i = 0; i < ARRAY_SIZE(fll_fratios); i++) {
545 if (fll_fratios[i].min <= Fref && Fref <= fll_fratios[i].max) {
546 fll_div->fll_fratio = fll_fratios[i].fll_fratio;
547 target /= fll_fratios[i].ratio;
548 break;
549 }
550 }
551 if (i == ARRAY_SIZE(fll_fratios)) {
552 pr_err("Unable to find FLL_FRATIO for Fref=%uHz\n", Fref);
553 return -EINVAL;
554 }
555
556 /* Now, calculate N.K */
557 Ndiv = target / Fref;
558
559 fll_div->n = Ndiv;
560 Nmod = target % Fref;
561 pr_debug("Nmod=%d\n", Nmod);
562
563 /* Calculate fractional part - scale up so we can round. */
564 Kpart = FIXED_FLL_SIZE * (long long)Nmod;
565
566 do_div(Kpart, Fref);
567
568 K = Kpart & 0xFFFFFFFF;
569
570 if ((K % 10) >= 5)
571 K += 5;
572
573 /* Move down to proper range now rounding is done */
574 fll_div->k = K / 10;
575
576 pr_debug("N=%x K=%x FLL_FRATIO=%x FLL_OUTDIV=%x FLL_CLK_REF_DIV=%x\n",
577 fll_div->n, fll_div->k,
578 fll_div->fll_fratio, fll_div->fll_outdiv,
579 fll_div->fll_clk_ref_div);
580
581 return 0;
582}
583
584static int wm9081_set_fll(struct snd_soc_codec *codec, int fll_id,
585 unsigned int Fref, unsigned int Fout)
586{
587 struct wm9081_priv *wm9081 = codec->private_data;
588 u16 reg1, reg4, reg5;
589 struct _fll_div fll_div;
590 int ret;
591 int clk_sys_reg;
592
593 /* Any change? */
594 if (Fref == wm9081->fll_fref && Fout == wm9081->fll_fout)
595 return 0;
596
597 /* Disable the FLL */
598 if (Fout == 0) {
599 dev_dbg(codec->dev, "FLL disabled\n");
600 wm9081->fll_fref = 0;
601 wm9081->fll_fout = 0;
602
603 return 0;
604 }
605
606 ret = fll_factors(&fll_div, Fref, Fout);
607 if (ret != 0)
608 return ret;
609
610 reg5 = wm9081_read(codec, WM9081_FLL_CONTROL_5);
611 reg5 &= ~WM9081_FLL_CLK_SRC_MASK;
612
613 switch (fll_id) {
614 case WM9081_SYSCLK_FLL_MCLK:
615 reg5 |= 0x1;
616 break;
617
618 default:
619 dev_err(codec->dev, "Unknown FLL ID %d\n", fll_id);
620 return -EINVAL;
621 }
622
623 /* Disable CLK_SYS while we reconfigure */
624 clk_sys_reg = wm9081_read(codec, WM9081_CLOCK_CONTROL_3);
625 if (clk_sys_reg & WM9081_CLK_SYS_ENA)
626 wm9081_write(codec, WM9081_CLOCK_CONTROL_3,
627 clk_sys_reg & ~WM9081_CLK_SYS_ENA);
628
629 /* Any FLL configuration change requires that the FLL be
630 * disabled first. */
631 reg1 = wm9081_read(codec, WM9081_FLL_CONTROL_1);
632 reg1 &= ~WM9081_FLL_ENA;
633 wm9081_write(codec, WM9081_FLL_CONTROL_1, reg1);
634
635 /* Apply the configuration */
636 if (fll_div.k)
637 reg1 |= WM9081_FLL_FRAC_MASK;
638 else
639 reg1 &= ~WM9081_FLL_FRAC_MASK;
640 wm9081_write(codec, WM9081_FLL_CONTROL_1, reg1);
641
642 wm9081_write(codec, WM9081_FLL_CONTROL_2,
643 (fll_div.fll_outdiv << WM9081_FLL_OUTDIV_SHIFT) |
644 (fll_div.fll_fratio << WM9081_FLL_FRATIO_SHIFT));
645 wm9081_write(codec, WM9081_FLL_CONTROL_3, fll_div.k);
646
647 reg4 = wm9081_read(codec, WM9081_FLL_CONTROL_4);
648 reg4 &= ~WM9081_FLL_N_MASK;
649 reg4 |= fll_div.n << WM9081_FLL_N_SHIFT;
650 wm9081_write(codec, WM9081_FLL_CONTROL_4, reg4);
651
652 reg5 &= ~WM9081_FLL_CLK_REF_DIV_MASK;
653 reg5 |= fll_div.fll_clk_ref_div << WM9081_FLL_CLK_REF_DIV_SHIFT;
654 wm9081_write(codec, WM9081_FLL_CONTROL_5, reg5);
655
656 /* Enable the FLL */
657 wm9081_write(codec, WM9081_FLL_CONTROL_1, reg1 | WM9081_FLL_ENA);
658
659 /* Then bring CLK_SYS up again if it was disabled */
660 if (clk_sys_reg & WM9081_CLK_SYS_ENA)
661 wm9081_write(codec, WM9081_CLOCK_CONTROL_3, clk_sys_reg);
662
663 dev_dbg(codec->dev, "FLL enabled at %dHz->%dHz\n", Fref, Fout);
664
665 wm9081->fll_fref = Fref;
666 wm9081->fll_fout = Fout;
667
668 return 0;
669}
670
671static int configure_clock(struct snd_soc_codec *codec)
672{
673 struct wm9081_priv *wm9081 = codec->private_data;
674 int new_sysclk, i, target;
675 unsigned int reg;
676 int ret = 0;
677 int mclkdiv = 0;
678 int fll = 0;
679
680 switch (wm9081->sysclk_source) {
681 case WM9081_SYSCLK_MCLK:
682 if (wm9081->mclk_rate > 12225000) {
683 mclkdiv = 1;
684 wm9081->sysclk_rate = wm9081->mclk_rate / 2;
685 } else {
686 wm9081->sysclk_rate = wm9081->mclk_rate;
687 }
688 wm9081_set_fll(codec, WM9081_SYSCLK_FLL_MCLK, 0, 0);
689 break;
690
691 case WM9081_SYSCLK_FLL_MCLK:
692 /* If we have a sample rate calculate a CLK_SYS that
693 * gives us a suitable DAC configuration, plus BCLK.
694 * Ideally we would check to see if we can clock
695 * directly from MCLK and only use the FLL if this is
696 * not the case, though care must be taken with free
697 * running mode.
698 */
699 if (wm9081->master && wm9081->bclk) {
700 /* Make sure we can generate CLK_SYS and BCLK
701 * and that we've got 3MHz for optimal
702 * performance. */
703 for (i = 0; i < ARRAY_SIZE(clk_sys_rates); i++) {
704 target = wm9081->fs * clk_sys_rates[i].ratio;
0154724d 705 new_sysclk = target;
86ed3669
MB		 706 if (target >= wm9081->bclk &&
707 target > 3000000)
0154724d 708 break;
86ed3669 709 }
4b75e947
MB		 710
711 if (i == ARRAY_SIZE(clk_sys_rates))
712 return -EINVAL;
713
86ed3669
MB		 714 } else if (wm9081->fs) {
715 for (i = 0; i < ARRAY_SIZE(clk_sys_rates); i++) {
716 new_sysclk = clk_sys_rates[i].ratio
717 * wm9081->fs;
718 if (new_sysclk > 3000000)
719 break;
720 }
4b75e947
MB		 721
722 if (i == ARRAY_SIZE(clk_sys_rates))
723 return -EINVAL;
724
86ed3669
MB		 725 } else {
726 new_sysclk = 12288000;
727 }
728
729 ret = wm9081_set_fll(codec, WM9081_SYSCLK_FLL_MCLK,
730 wm9081->mclk_rate, new_sysclk);
731 if (ret == 0) {
732 wm9081->sysclk_rate = new_sysclk;
733
734 /* Switch SYSCLK over to FLL */
735 fll = 1;
736 } else {
737 wm9081->sysclk_rate = wm9081->mclk_rate;
738 }
739 break;
740
741 default:
742 return -EINVAL;
743 }
744
745 reg = wm9081_read(codec, WM9081_CLOCK_CONTROL_1);
746 if (mclkdiv)
747 reg |= WM9081_MCLKDIV2;
748 else
749 reg &= ~WM9081_MCLKDIV2;
750 wm9081_write(codec, WM9081_CLOCK_CONTROL_1, reg);
751
752 reg = wm9081_read(codec, WM9081_CLOCK_CONTROL_3);
753 if (fll)
754 reg |= WM9081_CLK_SRC_SEL;
755 else
756 reg &= ~WM9081_CLK_SRC_SEL;
757 wm9081_write(codec, WM9081_CLOCK_CONTROL_3, reg);
758
759 dev_dbg(codec->dev, "CLK_SYS is %dHz\n", wm9081->sysclk_rate);
760
761 return ret;
762}
763
764static int clk_sys_event(struct snd_soc_dapm_widget *w,
765 struct snd_kcontrol *kcontrol, int event)
766{
767 struct snd_soc_codec *codec = w->codec;
768 struct wm9081_priv *wm9081 = codec->private_data;
769
770 /* This should be done on init() for bypass paths */
771 switch (wm9081->sysclk_source) {
772 case WM9081_SYSCLK_MCLK:
773 dev_dbg(codec->dev, "Using %dHz MCLK\n", wm9081->mclk_rate);
774 break;
775 case WM9081_SYSCLK_FLL_MCLK:
776 dev_dbg(codec->dev, "Using %dHz MCLK with FLL\n",
777 wm9081->mclk_rate);
778 break;
779 default:
780 dev_err(codec->dev, "System clock not configured\n");
781 return -EINVAL;
782 }
783
784 switch (event) {
785 case SND_SOC_DAPM_PRE_PMU:
786 configure_clock(codec);
787 break;
788
789 case SND_SOC_DAPM_POST_PMD:
790 /* Disable the FLL if it's running */
791 wm9081_set_fll(codec, 0, 0, 0);
792 break;
793 }
794
795 return 0;
796}
797
798static const struct snd_soc_dapm_widget wm9081_dapm_widgets[] = {
799SND_SOC_DAPM_INPUT("IN1"),
800SND_SOC_DAPM_INPUT("IN2"),
801
802SND_SOC_DAPM_DAC("DAC", "HiFi Playback", WM9081_POWER_MANAGEMENT, 0, 0),
803
804SND_SOC_DAPM_MIXER_NAMED_CTL("Mixer", SND_SOC_NOPM, 0, 0,
805 mixer, ARRAY_SIZE(mixer)),
806
807SND_SOC_DAPM_PGA("LINEOUT PGA", WM9081_POWER_MANAGEMENT, 4, 0, NULL, 0),
808
809SND_SOC_DAPM_PGA_E("Speaker PGA", WM9081_POWER_MANAGEMENT, 2, 0, NULL, 0,
810 speaker_event,
811 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
812
813SND_SOC_DAPM_OUTPUT("LINEOUT"),
814SND_SOC_DAPM_OUTPUT("SPKN"),
815SND_SOC_DAPM_OUTPUT("SPKP"),
816
817SND_SOC_DAPM_SUPPLY("CLK_SYS", WM9081_CLOCK_CONTROL_3, 0, 0, clk_sys_event,
818 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
819SND_SOC_DAPM_SUPPLY("CLK_DSP", WM9081_CLOCK_CONTROL_3, 1, 0, NULL, 0),
820SND_SOC_DAPM_SUPPLY("TOCLK", WM9081_CLOCK_CONTROL_3, 2, 0, NULL, 0),
821};
822
823
824static const struct snd_soc_dapm_route audio_paths[] = {
825 { "DAC", NULL, "CLK_SYS" },
826 { "DAC", NULL, "CLK_DSP" },
827
828 { "Mixer", "IN1 Switch", "IN1" },
829 { "Mixer", "IN2 Switch", "IN2" },
830 { "Mixer", "Playback Switch", "DAC" },
831
832 { "LINEOUT PGA", NULL, "Mixer" },
833 { "LINEOUT PGA", NULL, "TOCLK" },
834 { "LINEOUT PGA", NULL, "CLK_SYS" },
835
836 { "LINEOUT", NULL, "LINEOUT PGA" },
837
838 { "Speaker PGA", NULL, "Mixer" },
839 { "Speaker PGA", NULL, "TOCLK" },
840 { "Speaker PGA", NULL, "CLK_SYS" },
841
842 { "SPKN", NULL, "Speaker PGA" },
843 { "SPKP", NULL, "Speaker PGA" },
844};
845
846static int wm9081_set_bias_level(struct snd_soc_codec *codec,
847 enum snd_soc_bias_level level)
848{
849 u16 reg;
850
851 switch (level) {
852 case SND_SOC_BIAS_ON:
853 break;
854
855 case SND_SOC_BIAS_PREPARE:
856 /* VMID=2*40k */
857 reg = wm9081_read(codec, WM9081_VMID_CONTROL);
858 reg &= ~WM9081_VMID_SEL_MASK;
859 reg |= 0x2;
860 wm9081_write(codec, WM9081_VMID_CONTROL, reg);
861
862 /* Normal bias current */
863 reg = wm9081_read(codec, WM9081_BIAS_CONTROL_1);
864 reg &= ~WM9081_STBY_BIAS_ENA;
865 wm9081_write(codec, WM9081_BIAS_CONTROL_1, reg);
866 break;
867
868 case SND_SOC_BIAS_STANDBY:
869 /* Initial cold start */
870 if (codec->bias_level == SND_SOC_BIAS_OFF) {
871 /* Disable LINEOUT discharge */
872 reg = wm9081_read(codec, WM9081_ANTI_POP_CONTROL);
873 reg &= ~WM9081_LINEOUT_DISCH;
874 wm9081_write(codec, WM9081_ANTI_POP_CONTROL, reg);
875
876 /* Select startup bias source */
877 reg = wm9081_read(codec, WM9081_BIAS_CONTROL_1);
878 reg |= WM9081_BIAS_SRC | WM9081_BIAS_ENA;
879 wm9081_write(codec, WM9081_BIAS_CONTROL_1, reg);
880
881 /* VMID 2*4k; Soft VMID ramp enable */
882 reg = wm9081_read(codec, WM9081_VMID_CONTROL);
883 reg |= WM9081_VMID_RAMP | 0x6;
884 wm9081_write(codec, WM9081_VMID_CONTROL, reg);
885
886 mdelay(100);
887
888 /* Normal bias enable & soft start off */
889 reg |= WM9081_BIAS_ENA;
890 reg &= ~WM9081_VMID_RAMP;
891 wm9081_write(codec, WM9081_VMID_CONTROL, reg);
892
893 /* Standard bias source */
894 reg = wm9081_read(codec, WM9081_BIAS_CONTROL_1);
895 reg &= ~WM9081_BIAS_SRC;
896 wm9081_write(codec, WM9081_BIAS_CONTROL_1, reg);
897 }
898
899 /* VMID 2*240k */
900 reg = wm9081_read(codec, WM9081_BIAS_CONTROL_1);
901 reg &= ~WM9081_VMID_SEL_MASK;
902 reg |= 0x40;
903 wm9081_write(codec, WM9081_VMID_CONTROL, reg);
904
905 /* Standby bias current on */
906 reg = wm9081_read(codec, WM9081_BIAS_CONTROL_1);
907 reg |= WM9081_STBY_BIAS_ENA;
908 wm9081_write(codec, WM9081_BIAS_CONTROL_1, reg);
909 break;
910
911 case SND_SOC_BIAS_OFF:
912 /* Startup bias source */
913 reg = wm9081_read(codec, WM9081_BIAS_CONTROL_1);
914 reg |= WM9081_BIAS_SRC;
915 wm9081_write(codec, WM9081_BIAS_CONTROL_1, reg);
916
917 /* Disable VMID and biases with soft ramping */
918 reg = wm9081_read(codec, WM9081_VMID_CONTROL);
919 reg &= ~(WM9081_VMID_SEL_MASK | WM9081_BIAS_ENA);
920 reg |= WM9081_VMID_RAMP;
921 wm9081_write(codec, WM9081_VMID_CONTROL, reg);
922
923 /* Actively discharge LINEOUT */
924 reg = wm9081_read(codec, WM9081_ANTI_POP_CONTROL);
925 reg |= WM9081_LINEOUT_DISCH;
926 wm9081_write(codec, WM9081_ANTI_POP_CONTROL, reg);
927 break;
928 }
929
930 codec->bias_level = level;
931
932 return 0;
933}
934
935static int wm9081_set_dai_fmt(struct snd_soc_dai *dai,
936 unsigned int fmt)
937{
938 struct snd_soc_codec *codec = dai->codec;
939 struct wm9081_priv *wm9081 = codec->private_data;
940 unsigned int aif2 = wm9081_read(codec, WM9081_AUDIO_INTERFACE_2);
941
942 aif2 &= ~(WM9081_AIF_BCLK_INV | WM9081_AIF_LRCLK_INV |
943 WM9081_BCLK_DIR | WM9081_LRCLK_DIR | WM9081_AIF_FMT_MASK);
944
945 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
946 case SND_SOC_DAIFMT_CBS_CFS:
947 wm9081->master = 0;
948 break;
949 case SND_SOC_DAIFMT_CBS_CFM:
950 aif2 |= WM9081_LRCLK_DIR;
951 wm9081->master = 1;
952 break;
953 case SND_SOC_DAIFMT_CBM_CFS:
954 aif2 |= WM9081_BCLK_DIR;
955 wm9081->master = 1;
956 break;
957 case SND_SOC_DAIFMT_CBM_CFM:
958 aif2 |= WM9081_LRCLK_DIR | WM9081_BCLK_DIR;
959 wm9081->master = 1;
960 break;
961 default:
962 return -EINVAL;
963 }
964
965 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
966 case SND_SOC_DAIFMT_DSP_B:
967 aif2 |= WM9081_AIF_LRCLK_INV;
968 case SND_SOC_DAIFMT_DSP_A:
969 aif2 |= 0x3;
970 break;
971 case SND_SOC_DAIFMT_I2S:
972 aif2 |= 0x2;
973 break;
974 case SND_SOC_DAIFMT_RIGHT_J:
975 break;
976 case SND_SOC_DAIFMT_LEFT_J:
977 aif2 |= 0x1;
978 break;
979 default:
980 return -EINVAL;
981 }
982
983 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
984 case SND_SOC_DAIFMT_DSP_A:
985 case SND_SOC_DAIFMT_DSP_B:
986 /* frame inversion not valid for DSP modes */
987 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
988 case SND_SOC_DAIFMT_NB_NF:
989 break;
990 case SND_SOC_DAIFMT_IB_NF:
991 aif2 |= WM9081_AIF_BCLK_INV;
992 break;
993 default:
994 return -EINVAL;
995 }
996 break;
997
998 case SND_SOC_DAIFMT_I2S:
999 case SND_SOC_DAIFMT_RIGHT_J:
1000 case SND_SOC_DAIFMT_LEFT_J:
1001 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1002 case SND_SOC_DAIFMT_NB_NF:
1003 break;
1004 case SND_SOC_DAIFMT_IB_IF:
1005 aif2 |= WM9081_AIF_BCLK_INV | WM9081_AIF_LRCLK_INV;
1006 break;
1007 case SND_SOC_DAIFMT_IB_NF:
1008 aif2 |= WM9081_AIF_BCLK_INV;
1009 break;
1010 case SND_SOC_DAIFMT_NB_IF:
1011 aif2 |= WM9081_AIF_LRCLK_INV;
1012 break;
1013 default:
1014 return -EINVAL;
1015 }
1016 break;
1017 default:
1018 return -EINVAL;
1019 }
1020
1021 wm9081_write(codec, WM9081_AUDIO_INTERFACE_2, aif2);
1022
1023 return 0;
1024}
1025
1026static int wm9081_hw_params(struct snd_pcm_substream *substream,
1027 struct snd_pcm_hw_params *params,
1028 struct snd_soc_dai *dai)
1029{
1030 struct snd_soc_codec *codec = dai->codec;
1031 struct wm9081_priv *wm9081 = codec->private_data;
1032 int ret, i, best, best_val, cur_val;
1033 unsigned int clk_ctrl2, aif1, aif2, aif3, aif4;
1034
1035 clk_ctrl2 = wm9081_read(codec, WM9081_CLOCK_CONTROL_2);
1036 clk_ctrl2 &= ~(WM9081_CLK_SYS_RATE_MASK | WM9081_SAMPLE_RATE_MASK);
1037
1038 aif1 = wm9081_read(codec, WM9081_AUDIO_INTERFACE_1);
1039
1040 aif2 = wm9081_read(codec, WM9081_AUDIO_INTERFACE_2);
1041 aif2 &= ~WM9081_AIF_WL_MASK;
1042
1043 aif3 = wm9081_read(codec, WM9081_AUDIO_INTERFACE_3);
1044 aif3 &= ~WM9081_BCLK_DIV_MASK;
1045
1046 aif4 = wm9081_read(codec, WM9081_AUDIO_INTERFACE_4);
1047 aif4 &= ~WM9081_LRCLK_RATE_MASK;
1048
1049 /* What BCLK do we need? */
1050 wm9081->fs = params_rate(params);
1051 wm9081->bclk = 2 * wm9081->fs;
1052 switch (params_format(params)) {
1053 case SNDRV_PCM_FORMAT_S16_LE:
1054 wm9081->bclk *= 16;
1055 break;
1056 case SNDRV_PCM_FORMAT_S20_3LE:
1057 wm9081->bclk *= 20;
1058 aif2 |= 0x4;
1059 break;
1060 case SNDRV_PCM_FORMAT_S24_LE:
1061 wm9081->bclk *= 24;
1062 aif2 |= 0x8;
1063 break;
1064 case SNDRV_PCM_FORMAT_S32_LE:
1065 wm9081->bclk *= 32;
1066 aif2 |= 0xc;
1067 break;
1068 default:
1069 return -EINVAL;
1070 }
1071
1072 if (aif1 & WM9081_AIFDAC_TDM_MODE_MASK) {
1073 int slots = ((aif1 & WM9081_AIFDAC_TDM_MODE_MASK) >>
1074 WM9081_AIFDAC_TDM_MODE_SHIFT) + 1;
1075 wm9081->bclk *= slots;
1076 }
1077
1078 dev_dbg(codec->dev, "Target BCLK is %dHz\n", wm9081->bclk);
1079
1080 ret = configure_clock(codec);
1081 if (ret != 0)
1082 return ret;
1083
1084 /* Select nearest CLK_SYS_RATE */
1085 best = 0;
1086 best_val = abs((wm9081->sysclk_rate / clk_sys_rates[0].ratio)
1087 - wm9081->fs);
1088 for (i = 1; i < ARRAY_SIZE(clk_sys_rates); i++) {
1089 cur_val = abs((wm9081->sysclk_rate /
1090 clk_sys_rates[i].ratio) - wm9081->fs);;
1091 if (cur_val < best_val) {
1092 best = i;
1093 best_val = cur_val;
1094 }
1095 }
1096 dev_dbg(codec->dev, "Selected CLK_SYS_RATIO of %d\n",
1097 clk_sys_rates[best].ratio);
1098 clk_ctrl2 |= (clk_sys_rates[best].clk_sys_rate
1099 << WM9081_CLK_SYS_RATE_SHIFT);
1100
1101 /* SAMPLE_RATE */
1102 best = 0;
1103 best_val = abs(wm9081->fs - sample_rates[0].rate);
1104 for (i = 1; i < ARRAY_SIZE(sample_rates); i++) {
1105 /* Closest match */
1106 cur_val = abs(wm9081->fs - sample_rates[i].rate);
1107 if (cur_val < best_val) {
1108 best = i;
1109 best_val = cur_val;
1110 }
1111 }
1112 dev_dbg(codec->dev, "Selected SAMPLE_RATE of %dHz\n",
1113 sample_rates[best].rate);
0154724d
MB		 1114 clk_ctrl2 |= (sample_rates[best].sample_rate
1115 << WM9081_SAMPLE_RATE_SHIFT);
86ed3669
MB		 1116
1117 /* BCLK_DIV */
1118 best = 0;
1119 best_val = INT_MAX;
1120 for (i = 0; i < ARRAY_SIZE(bclk_divs); i++) {
1121 cur_val = ((wm9081->sysclk_rate * 10) / bclk_divs[i].div)
1122 - wm9081->bclk;
1123 if (cur_val < 0) /* Table is sorted */
1124 break;
1125 if (cur_val < best_val) {
1126 best = i;
1127 best_val = cur_val;
1128 }
1129 }
1130 wm9081->bclk = (wm9081->sysclk_rate * 10) / bclk_divs[best].div;
1131 dev_dbg(codec->dev, "Selected BCLK_DIV of %d for %dHz BCLK\n",
1132 bclk_divs[best].div, wm9081->bclk);
1133 aif3 |= bclk_divs[best].bclk_div;
1134
1135 /* LRCLK is a simple fraction of BCLK */
1136 dev_dbg(codec->dev, "LRCLK_RATE is %d\n", wm9081->bclk / wm9081->fs);
1137 aif4 |= wm9081->bclk / wm9081->fs;
1138
1139 /* Apply a ReTune Mobile configuration if it's in use */
1140 if (wm9081->retune) {
1141 struct wm9081_retune_mobile_config *retune = wm9081->retune;
1142 struct wm9081_retune_mobile_setting *s;
1143 int eq1;
1144
1145 best = 0;
1146 best_val = abs(retune->configs[0].rate - wm9081->fs);
1147 for (i = 0; i < retune->num_configs; i++) {
1148 cur_val = abs(retune->configs[i].rate - wm9081->fs);
1149 if (cur_val < best_val) {
1150 best_val = cur_val;
1151 best = i;
1152 }
1153 }
1154 s = &retune->configs[best];
1155
1156 dev_dbg(codec->dev, "ReTune Mobile %s tuned for %dHz\n",
1157 s->name, s->rate);
1158
1159 /* If the EQ is enabled then disable it while we write out */
1160 eq1 = wm9081_read(codec, WM9081_EQ_1) & WM9081_EQ_ENA;
1161 if (eq1 & WM9081_EQ_ENA)
1162 wm9081_write(codec, WM9081_EQ_1, 0);
1163
1164 /* Write out the other values */
1165 for (i = 1; i < ARRAY_SIZE(s->config); i++)
1166 wm9081_write(codec, WM9081_EQ_1 + i, s->config[i]);
1167
1168 eq1 |= (s->config[0] & ~WM9081_EQ_ENA);
1169 wm9081_write(codec, WM9081_EQ_1, eq1);
1170 }
1171
1172 wm9081_write(codec, WM9081_CLOCK_CONTROL_2, clk_ctrl2);
1173 wm9081_write(codec, WM9081_AUDIO_INTERFACE_2, aif2);
1174 wm9081_write(codec, WM9081_AUDIO_INTERFACE_3, aif3);
1175 wm9081_write(codec, WM9081_AUDIO_INTERFACE_4, aif4);
1176
1177 return 0;
1178}
1179
1180static int wm9081_digital_mute(struct snd_soc_dai *codec_dai, int mute)
1181{
1182 struct snd_soc_codec *codec = codec_dai->codec;
1183 unsigned int reg;
1184
1185 reg = wm9081_read(codec, WM9081_DAC_DIGITAL_2);
1186
1187 if (mute)
1188 reg |= WM9081_DAC_MUTE;
1189 else
1190 reg &= ~WM9081_DAC_MUTE;
1191
1192 wm9081_write(codec, WM9081_DAC_DIGITAL_2, reg);
1193
1194 return 0;
1195}
1196
1197static int wm9081_set_sysclk(struct snd_soc_dai *codec_dai,
1198 int clk_id, unsigned int freq, int dir)
1199{
1200 struct snd_soc_codec *codec = codec_dai->codec;
1201 struct wm9081_priv *wm9081 = codec->private_data;
1202
1203 switch (clk_id) {
1204 case WM9081_SYSCLK_MCLK:
1205 case WM9081_SYSCLK_FLL_MCLK:
1206 wm9081->sysclk_source = clk_id;
1207 wm9081->mclk_rate = freq;
1208 break;
1209
1210 default:
1211 return -EINVAL;
1212 }
1213
1214 return 0;
1215}
1216
1217static int wm9081_set_tdm_slot(struct snd_soc_dai *dai,
1218 unsigned int mask, int slots)
1219{
1220 struct snd_soc_codec *codec = dai->codec;
1221 unsigned int aif1 = wm9081_read(codec, WM9081_AUDIO_INTERFACE_1);
1222
1223 aif1 &= ~(WM9081_AIFDAC_TDM_SLOT_MASK | WM9081_AIFDAC_TDM_MODE_MASK);
1224
1225 if (slots < 1 || slots > 4)
1226 return -EINVAL;
1227
1228 aif1 |= (slots - 1) << WM9081_AIFDAC_TDM_MODE_SHIFT;
1229
1230 switch (mask) {
1231 case 1:
1232 break;
1233 case 2:
1234 aif1 |= 0x10;
1235 break;
1236 case 4:
1237 aif1 |= 0x20;
1238 break;
1239 case 8:
1240 aif1 |= 0x30;
1241 break;
1242 default:
1243 return -EINVAL;
1244 }
1245
1246 wm9081_write(codec, WM9081_AUDIO_INTERFACE_1, aif1);
1247
1248 return 0;
1249}
1250
1251#define WM9081_RATES SNDRV_PCM_RATE_8000_96000
1252
1253#define WM9081_FORMATS \
1254 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
1255 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
1256
1257static struct snd_soc_dai_ops wm9081_dai_ops = {
1258 .hw_params = wm9081_hw_params,
1259 .set_sysclk = wm9081_set_sysclk,
1260 .set_fmt = wm9081_set_dai_fmt,
1261 .digital_mute = wm9081_digital_mute,
1262 .set_tdm_slot = wm9081_set_tdm_slot,
1263};
1264
1265/* We report two channels because the CODEC processes a stereo signal, even
1266 * though it is only capable of handling a mono output.
1267 */
1268struct snd_soc_dai wm9081_dai = {
1269 .name = "WM9081",
1270 .playback = {
1271 .stream_name = "HiFi Playback",
1272 .channels_min = 1,
1273 .channels_max = 2,
1274 .rates = WM9081_RATES,
1275 .formats = WM9081_FORMATS,
1276 },
1277 .ops = &wm9081_dai_ops,
1278};
1279EXPORT_SYMBOL_GPL(wm9081_dai);
1280
1281
1282static struct snd_soc_codec *wm9081_codec;
1283
1284static int wm9081_probe(struct platform_device *pdev)
1285{
1286 struct snd_soc_device *socdev = platform_get_drvdata(pdev);
1287 struct snd_soc_codec *codec;
1288 struct wm9081_priv *wm9081;
1289 int ret = 0;
1290
1291 if (wm9081_codec == NULL) {
1292 dev_err(&pdev->dev, "Codec device not registered\n");
1293 return -ENODEV;
1294 }
1295
1296 socdev->card->codec = wm9081_codec;
1297 codec = wm9081_codec;
1298 wm9081 = codec->private_data;
1299
1300 /* register pcms */
1301 ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
1302 if (ret < 0) {
1303 dev_err(codec->dev, "failed to create pcms: %d\n", ret);
1304 goto pcm_err;
1305 }
1306
1307 snd_soc_add_controls(codec, wm9081_snd_controls,
1308 ARRAY_SIZE(wm9081_snd_controls));
1309 if (!wm9081->retune) {
1310 dev_dbg(codec->dev,
1311 "No ReTune Mobile data, using normal EQ\n");
1312 snd_soc_add_controls(codec, wm9081_eq_controls,
1313 ARRAY_SIZE(wm9081_eq_controls));
1314 }
1315
1316 snd_soc_dapm_new_controls(codec, wm9081_dapm_widgets,
1317 ARRAY_SIZE(wm9081_dapm_widgets));
1318 snd_soc_dapm_add_routes(codec, audio_paths, ARRAY_SIZE(audio_paths));
1319 snd_soc_dapm_new_widgets(codec);
1320
1321 ret = snd_soc_init_card(socdev);
1322 if (ret < 0) {
1323 dev_err(codec->dev, "failed to register card: %d\n", ret);
1324 goto card_err;
1325 }
1326
1327 return ret;
1328
1329card_err:
1330 snd_soc_free_pcms(socdev);
1331 snd_soc_dapm_free(socdev);
1332pcm_err:
1333 return ret;
1334}
1335
1336static int wm9081_remove(struct platform_device *pdev)
1337{
1338 struct snd_soc_device *socdev = platform_get_drvdata(pdev);
1339
1340 snd_soc_free_pcms(socdev);
1341 snd_soc_dapm_free(socdev);
1342
1343 return 0;
1344}
1345
1346#ifdef CONFIG_PM
1347static int wm9081_suspend(struct platform_device *pdev, pm_message_t state)
1348{
1349 struct snd_soc_device *socdev = platform_get_drvdata(pdev);
1350 struct snd_soc_codec *codec = socdev->card->codec;
1351
1352 wm9081_set_bias_level(codec, SND_SOC_BIAS_OFF);
1353
1354 return 0;
1355}
1356
1357static int wm9081_resume(struct platform_device *pdev)
1358{
1359 struct snd_soc_device *socdev = platform_get_drvdata(pdev);
1360 struct snd_soc_codec *codec = socdev->card->codec;
1361 u16 *reg_cache = codec->reg_cache;
1362 int i;
1363
1364 for (i = 0; i < codec->reg_cache_size; i++) {
1365 if (i == WM9081_SOFTWARE_RESET)
1366 continue;
1367
1368 wm9081_write(codec, i, reg_cache[i]);
1369 }
1370
1371 wm9081_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
1372
1373 return 0;
1374}
1375#else
1376#define wm9081_suspend NULL
1377#define wm9081_resume NULL
1378#endif
1379
1380struct snd_soc_codec_device soc_codec_dev_wm9081 = {
1381 .probe = wm9081_probe,
1382 .remove = wm9081_remove,
1383 .suspend = wm9081_suspend,
1384 .resume = wm9081_resume,
1385};
1386EXPORT_SYMBOL_GPL(soc_codec_dev_wm9081);
1387
1388static int wm9081_register(struct wm9081_priv *wm9081)
1389{
1390 struct snd_soc_codec *codec = &wm9081->codec;
1391 int ret;
1392 u16 reg;
1393
1394 if (wm9081_codec) {
1395 dev_err(codec->dev, "Another WM9081 is registered\n");
1396 ret = -EINVAL;
1397 goto err;
1398 }
1399
1400 mutex_init(&codec->mutex);
1401 INIT_LIST_HEAD(&codec->dapm_widgets);
1402 INIT_LIST_HEAD(&codec->dapm_paths);
1403
1404 codec->private_data = wm9081;
1405 codec->name = "WM9081";
1406 codec->owner = THIS_MODULE;
1407 codec->read = wm9081_read;
1408 codec->write = wm9081_write;
1409 codec->dai = &wm9081_dai;
1410 codec->num_dai = 1;
1411 codec->reg_cache_size = ARRAY_SIZE(wm9081->reg_cache);
1412 codec->reg_cache = &wm9081->reg_cache;
1413 codec->bias_level = SND_SOC_BIAS_OFF;
1414 codec->set_bias_level = wm9081_set_bias_level;
1415
1416 memcpy(codec->reg_cache, wm9081_reg_defaults,
1417 sizeof(wm9081_reg_defaults));
1418
1419 reg = wm9081_read_hw(codec, WM9081_SOFTWARE_RESET);
1420 if (reg != 0x9081) {
1421 dev_err(codec->dev, "Device is not a WM9081: ID=0x%x\n", reg);
1422 ret = -EINVAL;
1423 goto err;
1424 }
1425
1426 ret = wm9081_reset(codec);
1427 if (ret < 0) {
1428 dev_err(codec->dev, "Failed to issue reset\n");
1429 return ret;
1430 }
1431
1432 wm9081_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
1433
1434 /* Enable zero cross by default */
1435 reg = wm9081_read(codec, WM9081_ANALOGUE_LINEOUT);
1436 wm9081_write(codec, WM9081_ANALOGUE_LINEOUT, reg | WM9081_LINEOUTZC);
1437 reg = wm9081_read(codec, WM9081_ANALOGUE_SPEAKER_PGA);
1438 wm9081_write(codec, WM9081_ANALOGUE_SPEAKER_PGA,
1439 reg | WM9081_SPKPGAZC);
1440
1441 wm9081_dai.dev = codec->dev;
1442
1443 wm9081_codec = codec;
1444
1445 ret = snd_soc_register_codec(codec);
1446 if (ret != 0) {
1447 dev_err(codec->dev, "Failed to register codec: %d\n", ret);
1448 return ret;
1449 }
1450
1451 ret = snd_soc_register_dai(&wm9081_dai);
1452 if (ret != 0) {
1453 dev_err(codec->dev, "Failed to register DAI: %d\n", ret);
1454 snd_soc_unregister_codec(codec);
1455 return ret;
1456 }
1457
1458 return 0;
1459
1460err:
1461 kfree(wm9081);
1462 return ret;
1463}
1464
1465static void wm9081_unregister(struct wm9081_priv *wm9081)
1466{
1467 wm9081_set_bias_level(&wm9081->codec, SND_SOC_BIAS_OFF);
1468 snd_soc_unregister_dai(&wm9081_dai);
1469 snd_soc_unregister_codec(&wm9081->codec);
1470 kfree(wm9081);
1471 wm9081_codec = NULL;
1472}
1473
1474static __devinit int wm9081_i2c_probe(struct i2c_client *i2c,
1475 const struct i2c_device_id *id)
1476{
1477 struct wm9081_priv *wm9081;
1478 struct snd_soc_codec *codec;
1479
1480 wm9081 = kzalloc(sizeof(struct wm9081_priv), GFP_KERNEL);
1481 if (wm9081 == NULL)
1482 return -ENOMEM;
1483
1484 codec = &wm9081->codec;
1485 codec->hw_write = (hw_write_t)i2c_master_send;
1486 wm9081->retune = i2c->dev.platform_data;
1487
1488 i2c_set_clientdata(i2c, wm9081);
1489 codec->control_data = i2c;
1490
1491 codec->dev = &i2c->dev;
1492
1493 return wm9081_register(wm9081);
1494}
1495
1496static __devexit int wm9081_i2c_remove(struct i2c_client *client)
1497{
1498 struct wm9081_priv *wm9081 = i2c_get_clientdata(client);
1499 wm9081_unregister(wm9081);
1500 return 0;
1501}
1502
b3b50b3f
MB		 1503#ifdef CONFIG_PM
1504static int wm9081_i2c_suspend(struct i2c_client *client, pm_message_t msg)
1505{
1506 return snd_soc_suspend_device(&client->dev);
1507}
1508
1509static int wm9081_i2c_resume(struct i2c_client *client)
1510{
1511 return snd_soc_resume_device(&client->dev);
1512}
1513#else
1514#define wm9081_i2c_suspend NULL
1515#define wm9081_i2c_resume NULL
1516#endif
1517
86ed3669
MB		 1518static const struct i2c_device_id wm9081_i2c_id[] = {
1519 { "wm9081", 0 },
1520 { }
1521};
1522MODULE_DEVICE_TABLE(i2c, wm9081_i2c_id);
1523
1524static struct i2c_driver wm9081_i2c_driver = {
1525 .driver = {
1526 .name = "wm9081",
1527 .owner = THIS_MODULE,
1528 },
1529 .probe = wm9081_i2c_probe,
1530 .remove = __devexit_p(wm9081_i2c_remove),
b3b50b3f
MB		 1531 .suspend = wm9081_i2c_suspend,
1532 .resume = wm9081_i2c_resume,
86ed3669
MB		 1533 .id_table = wm9081_i2c_id,
1534};
1535
1536static int __init wm9081_modinit(void)
1537{
1538 int ret;
1539
1540 ret = i2c_add_driver(&wm9081_i2c_driver);
1541 if (ret != 0) {
1542 printk(KERN_ERR "Failed to register WM9081 I2C driver: %d\n",
1543 ret);
1544 }
1545
1546 return ret;
1547}
1548module_init(wm9081_modinit);
1549
1550static void __exit wm9081_exit(void)
1551{
1552 i2c_del_driver(&wm9081_i2c_driver);
1553}
1554module_exit(wm9081_exit);
1555
1556
1557MODULE_DESCRIPTION("ASoC WM9081 driver");
1558MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
1559MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.089955 seconds and 5 git commands to generate.