Commit | Line | Data |
---|---|---|
b67f4487 C |
1 | /* |
2 | * ALSA SoC McASP Audio Layer for TI DAVINCI processor | |
3 | * | |
4 | * Multi-channel Audio Serial Port Driver | |
5 | * | |
6 | * Author: Nirmal Pandey <n-pandey@ti.com>, | |
7 | * Suresh Rajashekara <suresh.r@ti.com> | |
8 | * Steve Chen <schen@.mvista.com> | |
9 | * | |
10 | * Copyright: (C) 2009 MontaVista Software, Inc., <source@mvista.com> | |
11 | * Copyright: (C) 2009 Texas Instruments, India | |
12 | * | |
13 | * This program is free software; you can redistribute it and/or modify | |
14 | * it under the terms of the GNU General Public License version 2 as | |
15 | * published by the Free Software Foundation. | |
16 | */ | |
17 | ||
18 | #include <linux/init.h> | |
19 | #include <linux/module.h> | |
20 | #include <linux/device.h> | |
5a0e3ad6 | 21 | #include <linux/slab.h> |
b67f4487 C |
22 | #include <linux/delay.h> |
23 | #include <linux/io.h> | |
ae726e93 | 24 | #include <linux/clk.h> |
10884347 | 25 | #include <linux/pm_runtime.h> |
3e3b8c34 HG |
26 | #include <linux/of.h> |
27 | #include <linux/of_platform.h> | |
28 | #include <linux/of_device.h> | |
b67f4487 C |
29 | |
30 | #include <sound/core.h> | |
31 | #include <sound/pcm.h> | |
32 | #include <sound/pcm_params.h> | |
33 | #include <sound/initval.h> | |
34 | #include <sound/soc.h> | |
453c4990 | 35 | #include <sound/dmaengine_pcm.h> |
b67f4487 C |
36 | |
37 | #include "davinci-pcm.h" | |
38 | #include "davinci-mcasp.h" | |
39 | ||
0bf0e8ae PU |
40 | #define MCASP_MAX_AFIFO_DEPTH 64 |
41 | ||
790bb94b PU |
42 | struct davinci_mcasp_context { |
43 | u32 txfmtctl; | |
44 | u32 rxfmtctl; | |
45 | u32 txfmt; | |
46 | u32 rxfmt; | |
47 | u32 aclkxctl; | |
48 | u32 aclkrctl; | |
49 | u32 pdir; | |
50 | }; | |
51 | ||
70091a3e | 52 | struct davinci_mcasp { |
21400a72 | 53 | struct davinci_pcm_dma_params dma_params[2]; |
453c4990 | 54 | struct snd_dmaengine_dai_dma_data dma_data[2]; |
21400a72 | 55 | void __iomem *base; |
487dce88 | 56 | u32 fifo_base; |
21400a72 PU |
57 | struct device *dev; |
58 | ||
59 | /* McASP specific data */ | |
60 | int tdm_slots; | |
61 | u8 op_mode; | |
62 | u8 num_serializer; | |
63 | u8 *serial_dir; | |
64 | u8 version; | |
65 | u16 bclk_lrclk_ratio; | |
4dcb5a0b | 66 | int streams; |
21400a72 | 67 | |
ab8b14b6 JS |
68 | int sysclk_freq; |
69 | bool bclk_master; | |
70 | ||
21400a72 PU |
71 | /* McASP FIFO related */ |
72 | u8 txnumevt; | |
73 | u8 rxnumevt; | |
74 | ||
cbc7956c PU |
75 | bool dat_port; |
76 | ||
21400a72 | 77 | #ifdef CONFIG_PM_SLEEP |
790bb94b | 78 | struct davinci_mcasp_context context; |
21400a72 PU |
79 | #endif |
80 | }; | |
81 | ||
f68205a7 PU |
82 | static inline void mcasp_set_bits(struct davinci_mcasp *mcasp, u32 offset, |
83 | u32 val) | |
b67f4487 | 84 | { |
f68205a7 | 85 | void __iomem *reg = mcasp->base + offset; |
b67f4487 C |
86 | __raw_writel(__raw_readl(reg) | val, reg); |
87 | } | |
88 | ||
f68205a7 PU |
89 | static inline void mcasp_clr_bits(struct davinci_mcasp *mcasp, u32 offset, |
90 | u32 val) | |
b67f4487 | 91 | { |
f68205a7 | 92 | void __iomem *reg = mcasp->base + offset; |
b67f4487 C |
93 | __raw_writel((__raw_readl(reg) & ~(val)), reg); |
94 | } | |
95 | ||
f68205a7 PU |
96 | static inline void mcasp_mod_bits(struct davinci_mcasp *mcasp, u32 offset, |
97 | u32 val, u32 mask) | |
b67f4487 | 98 | { |
f68205a7 | 99 | void __iomem *reg = mcasp->base + offset; |
b67f4487 C |
100 | __raw_writel((__raw_readl(reg) & ~mask) | val, reg); |
101 | } | |
102 | ||
f68205a7 PU |
103 | static inline void mcasp_set_reg(struct davinci_mcasp *mcasp, u32 offset, |
104 | u32 val) | |
b67f4487 | 105 | { |
f68205a7 | 106 | __raw_writel(val, mcasp->base + offset); |
b67f4487 C |
107 | } |
108 | ||
f68205a7 | 109 | static inline u32 mcasp_get_reg(struct davinci_mcasp *mcasp, u32 offset) |
b67f4487 | 110 | { |
f68205a7 | 111 | return (u32)__raw_readl(mcasp->base + offset); |
b67f4487 C |
112 | } |
113 | ||
f68205a7 | 114 | static void mcasp_set_ctl_reg(struct davinci_mcasp *mcasp, u32 ctl_reg, u32 val) |
b67f4487 C |
115 | { |
116 | int i = 0; | |
117 | ||
f68205a7 | 118 | mcasp_set_bits(mcasp, ctl_reg, val); |
b67f4487 C |
119 | |
120 | /* programming GBLCTL needs to read back from GBLCTL and verfiy */ | |
121 | /* loop count is to avoid the lock-up */ | |
122 | for (i = 0; i < 1000; i++) { | |
f68205a7 | 123 | if ((mcasp_get_reg(mcasp, ctl_reg) & val) == val) |
b67f4487 C |
124 | break; |
125 | } | |
126 | ||
f68205a7 | 127 | if (i == 1000 && ((mcasp_get_reg(mcasp, ctl_reg) & val) != val)) |
b67f4487 C |
128 | printk(KERN_ERR "GBLCTL write error\n"); |
129 | } | |
130 | ||
4dcb5a0b PU |
131 | static bool mcasp_is_synchronous(struct davinci_mcasp *mcasp) |
132 | { | |
f68205a7 PU |
133 | u32 rxfmctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_RXFMCTL_REG); |
134 | u32 aclkxctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_ACLKXCTL_REG); | |
4dcb5a0b PU |
135 | |
136 | return !(aclkxctl & TX_ASYNC) && rxfmctl & AFSRE; | |
137 | } | |
138 | ||
70091a3e | 139 | static void mcasp_start_rx(struct davinci_mcasp *mcasp) |
b67f4487 | 140 | { |
f68205a7 PU |
141 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXHCLKRST); |
142 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXCLKRST); | |
4dcb5a0b PU |
143 | |
144 | /* | |
145 | * When ASYNC == 0 the transmit and receive sections operate | |
146 | * synchronously from the transmit clock and frame sync. We need to make | |
147 | * sure that the TX signlas are enabled when starting reception. | |
148 | */ | |
149 | if (mcasp_is_synchronous(mcasp)) { | |
f68205a7 PU |
150 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXHCLKRST); |
151 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXCLKRST); | |
4dcb5a0b PU |
152 | } |
153 | ||
f68205a7 PU |
154 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXSERCLR); |
155 | mcasp_set_reg(mcasp, DAVINCI_MCASP_RXBUF_REG, 0); | |
b67f4487 | 156 | |
f68205a7 PU |
157 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXSMRST); |
158 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXFSRST); | |
159 | mcasp_set_reg(mcasp, DAVINCI_MCASP_RXBUF_REG, 0); | |
b67f4487 | 160 | |
f68205a7 PU |
161 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXSMRST); |
162 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXFSRST); | |
4dcb5a0b PU |
163 | |
164 | if (mcasp_is_synchronous(mcasp)) | |
f68205a7 | 165 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXFSRST); |
b67f4487 C |
166 | } |
167 | ||
70091a3e | 168 | static void mcasp_start_tx(struct davinci_mcasp *mcasp) |
b67f4487 | 169 | { |
6a99fb5f C |
170 | u8 offset = 0, i; |
171 | u32 cnt; | |
172 | ||
f68205a7 PU |
173 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXHCLKRST); |
174 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXCLKRST); | |
175 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXSERCLR); | |
176 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXBUF_REG, 0); | |
b67f4487 | 177 | |
f68205a7 PU |
178 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXSMRST); |
179 | mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXFSRST); | |
180 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXBUF_REG, 0); | |
70091a3e PU |
181 | for (i = 0; i < mcasp->num_serializer; i++) { |
182 | if (mcasp->serial_dir[i] == TX_MODE) { | |
6a99fb5f C |
183 | offset = i; |
184 | break; | |
185 | } | |
186 | } | |
187 | ||
188 | /* wait for TX ready */ | |
189 | cnt = 0; | |
f68205a7 | 190 | while (!(mcasp_get_reg(mcasp, DAVINCI_MCASP_XRSRCTL_REG(offset)) & |
6a99fb5f C |
191 | TXSTATE) && (cnt < 100000)) |
192 | cnt++; | |
193 | ||
f68205a7 | 194 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXBUF_REG, 0); |
b67f4487 C |
195 | } |
196 | ||
70091a3e | 197 | static void davinci_mcasp_start(struct davinci_mcasp *mcasp, int stream) |
b67f4487 | 198 | { |
487dce88 PU |
199 | u32 reg; |
200 | ||
4dcb5a0b PU |
201 | mcasp->streams++; |
202 | ||
539d3d8c | 203 | if (stream == SNDRV_PCM_STREAM_PLAYBACK) { |
70091a3e | 204 | if (mcasp->txnumevt) { /* enable FIFO */ |
487dce88 | 205 | reg = mcasp->fifo_base + MCASP_WFIFOCTL_OFFSET; |
f68205a7 PU |
206 | mcasp_clr_bits(mcasp, reg, FIFO_ENABLE); |
207 | mcasp_set_bits(mcasp, reg, FIFO_ENABLE); | |
0d624275 | 208 | } |
70091a3e | 209 | mcasp_start_tx(mcasp); |
539d3d8c | 210 | } else { |
70091a3e | 211 | if (mcasp->rxnumevt) { /* enable FIFO */ |
487dce88 | 212 | reg = mcasp->fifo_base + MCASP_RFIFOCTL_OFFSET; |
f68205a7 PU |
213 | mcasp_clr_bits(mcasp, reg, FIFO_ENABLE); |
214 | mcasp_set_bits(mcasp, reg, FIFO_ENABLE); | |
0d624275 | 215 | } |
70091a3e | 216 | mcasp_start_rx(mcasp); |
539d3d8c | 217 | } |
b67f4487 C |
218 | } |
219 | ||
70091a3e | 220 | static void mcasp_stop_rx(struct davinci_mcasp *mcasp) |
b67f4487 | 221 | { |
4dcb5a0b PU |
222 | /* |
223 | * In synchronous mode stop the TX clocks if no other stream is | |
224 | * running | |
225 | */ | |
226 | if (mcasp_is_synchronous(mcasp) && !mcasp->streams) | |
f68205a7 | 227 | mcasp_set_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, 0); |
4dcb5a0b | 228 | |
f68205a7 PU |
229 | mcasp_set_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, 0); |
230 | mcasp_set_reg(mcasp, DAVINCI_MCASP_RXSTAT_REG, 0xFFFFFFFF); | |
b67f4487 C |
231 | } |
232 | ||
70091a3e | 233 | static void mcasp_stop_tx(struct davinci_mcasp *mcasp) |
b67f4487 | 234 | { |
4dcb5a0b PU |
235 | u32 val = 0; |
236 | ||
237 | /* | |
238 | * In synchronous mode keep TX clocks running if the capture stream is | |
239 | * still running. | |
240 | */ | |
241 | if (mcasp_is_synchronous(mcasp) && mcasp->streams) | |
242 | val = TXHCLKRST | TXCLKRST | TXFSRST; | |
243 | ||
f68205a7 PU |
244 | mcasp_set_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, val); |
245 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXSTAT_REG, 0xFFFFFFFF); | |
b67f4487 C |
246 | } |
247 | ||
70091a3e | 248 | static void davinci_mcasp_stop(struct davinci_mcasp *mcasp, int stream) |
b67f4487 | 249 | { |
487dce88 PU |
250 | u32 reg; |
251 | ||
4dcb5a0b PU |
252 | mcasp->streams--; |
253 | ||
539d3d8c | 254 | if (stream == SNDRV_PCM_STREAM_PLAYBACK) { |
70091a3e | 255 | if (mcasp->txnumevt) { /* disable FIFO */ |
487dce88 | 256 | reg = mcasp->fifo_base + MCASP_WFIFOCTL_OFFSET; |
f68205a7 | 257 | mcasp_clr_bits(mcasp, reg, FIFO_ENABLE); |
e5ec69da | 258 | } |
70091a3e | 259 | mcasp_stop_tx(mcasp); |
539d3d8c | 260 | } else { |
70091a3e | 261 | if (mcasp->rxnumevt) { /* disable FIFO */ |
487dce88 | 262 | reg = mcasp->fifo_base + MCASP_RFIFOCTL_OFFSET; |
f68205a7 | 263 | mcasp_clr_bits(mcasp, reg, FIFO_ENABLE); |
e5ec69da | 264 | } |
70091a3e | 265 | mcasp_stop_rx(mcasp); |
539d3d8c | 266 | } |
b67f4487 C |
267 | } |
268 | ||
269 | static int davinci_mcasp_set_dai_fmt(struct snd_soc_dai *cpu_dai, | |
270 | unsigned int fmt) | |
271 | { | |
70091a3e | 272 | struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(cpu_dai); |
1d17a04e | 273 | int ret = 0; |
b67f4487 | 274 | |
1d17a04e | 275 | pm_runtime_get_sync(mcasp->dev); |
5296cf2d DM |
276 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { |
277 | case SND_SOC_DAIFMT_DSP_B: | |
278 | case SND_SOC_DAIFMT_AC97: | |
f68205a7 PU |
279 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXDUR); |
280 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRDUR); | |
5296cf2d DM |
281 | break; |
282 | default: | |
283 | /* configure a full-word SYNC pulse (LRCLK) */ | |
f68205a7 PU |
284 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXDUR); |
285 | mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRDUR); | |
5296cf2d DM |
286 | |
287 | /* make 1st data bit occur one ACLK cycle after the frame sync */ | |
f68205a7 PU |
288 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, FSXDLY(1)); |
289 | mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMT_REG, FSRDLY(1)); | |
5296cf2d DM |
290 | break; |
291 | } | |
292 | ||
b67f4487 C |
293 | switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { |
294 | case SND_SOC_DAIFMT_CBS_CFS: | |
295 | /* codec is clock and frame slave */ | |
f68205a7 PU |
296 | mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE); |
297 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, AFSXE); | |
b67f4487 | 298 | |
f68205a7 PU |
299 | mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE); |
300 | mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, AFSRE); | |
b67f4487 | 301 | |
f68205a7 PU |
302 | mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, ACLKX | ACLKR); |
303 | mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AFSX | AFSR); | |
ab8b14b6 | 304 | mcasp->bclk_master = 1; |
b67f4487 | 305 | break; |
517ee6cf C |
306 | case SND_SOC_DAIFMT_CBM_CFS: |
307 | /* codec is clock master and frame slave */ | |
f68205a7 PU |
308 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE); |
309 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, AFSXE); | |
517ee6cf | 310 | |
f68205a7 PU |
311 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE); |
312 | mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, AFSRE); | |
517ee6cf | 313 | |
f68205a7 PU |
314 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_PDIR_REG, ACLKX | ACLKR); |
315 | mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AFSX | AFSR); | |
ab8b14b6 | 316 | mcasp->bclk_master = 0; |
517ee6cf | 317 | break; |
b67f4487 C |
318 | case SND_SOC_DAIFMT_CBM_CFM: |
319 | /* codec is clock and frame master */ | |
f68205a7 PU |
320 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE); |
321 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, AFSXE); | |
b67f4487 | 322 | |
f68205a7 PU |
323 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE); |
324 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, AFSRE); | |
b67f4487 | 325 | |
f68205a7 PU |
326 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_PDIR_REG, |
327 | ACLKX | AHCLKX | AFSX | ACLKR | AHCLKR | AFSR); | |
ab8b14b6 | 328 | mcasp->bclk_master = 0; |
b67f4487 C |
329 | break; |
330 | ||
331 | default: | |
1d17a04e PU |
332 | ret = -EINVAL; |
333 | goto out; | |
b67f4487 C |
334 | } |
335 | ||
336 | switch (fmt & SND_SOC_DAIFMT_INV_MASK) { | |
337 | case SND_SOC_DAIFMT_IB_NF: | |
f68205a7 PU |
338 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL); |
339 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXPOL); | |
b67f4487 | 340 | |
74ddd8c4 | 341 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL); |
f68205a7 | 342 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRPOL); |
b67f4487 C |
343 | break; |
344 | ||
345 | case SND_SOC_DAIFMT_NB_IF: | |
f68205a7 PU |
346 | mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL); |
347 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXPOL); | |
b67f4487 | 348 | |
74ddd8c4 | 349 | mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL); |
f68205a7 | 350 | mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRPOL); |
b67f4487 C |
351 | break; |
352 | ||
353 | case SND_SOC_DAIFMT_IB_IF: | |
f68205a7 PU |
354 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL); |
355 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXPOL); | |
b67f4487 | 356 | |
74ddd8c4 | 357 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL); |
f68205a7 | 358 | mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRPOL); |
b67f4487 C |
359 | break; |
360 | ||
361 | case SND_SOC_DAIFMT_NB_NF: | |
f68205a7 PU |
362 | mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL); |
363 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXPOL); | |
b67f4487 | 364 | |
f68205a7 PU |
365 | mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL); |
366 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRPOL); | |
b67f4487 C |
367 | break; |
368 | ||
369 | default: | |
1d17a04e PU |
370 | ret = -EINVAL; |
371 | break; | |
b67f4487 | 372 | } |
1d17a04e PU |
373 | out: |
374 | pm_runtime_put_sync(mcasp->dev); | |
375 | return ret; | |
b67f4487 C |
376 | } |
377 | ||
4ed8c9b7 DM |
378 | static int davinci_mcasp_set_clkdiv(struct snd_soc_dai *dai, int div_id, int div) |
379 | { | |
70091a3e | 380 | struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai); |
4ed8c9b7 DM |
381 | |
382 | switch (div_id) { | |
383 | case 0: /* MCLK divider */ | |
f68205a7 | 384 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_AHCLKXCTL_REG, |
4ed8c9b7 | 385 | AHCLKXDIV(div - 1), AHCLKXDIV_MASK); |
f68205a7 | 386 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_AHCLKRCTL_REG, |
4ed8c9b7 DM |
387 | AHCLKRDIV(div - 1), AHCLKRDIV_MASK); |
388 | break; | |
389 | ||
390 | case 1: /* BCLK divider */ | |
f68205a7 | 391 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, |
4ed8c9b7 | 392 | ACLKXDIV(div - 1), ACLKXDIV_MASK); |
f68205a7 | 393 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, |
4ed8c9b7 DM |
394 | ACLKRDIV(div - 1), ACLKRDIV_MASK); |
395 | break; | |
396 | ||
1b3bc060 | 397 | case 2: /* BCLK/LRCLK ratio */ |
70091a3e | 398 | mcasp->bclk_lrclk_ratio = div; |
1b3bc060 DM |
399 | break; |
400 | ||
4ed8c9b7 DM |
401 | default: |
402 | return -EINVAL; | |
403 | } | |
404 | ||
405 | return 0; | |
406 | } | |
407 | ||
5b66aa2d DM |
408 | static int davinci_mcasp_set_sysclk(struct snd_soc_dai *dai, int clk_id, |
409 | unsigned int freq, int dir) | |
410 | { | |
70091a3e | 411 | struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai); |
5b66aa2d DM |
412 | |
413 | if (dir == SND_SOC_CLOCK_OUT) { | |
f68205a7 PU |
414 | mcasp_set_bits(mcasp, DAVINCI_MCASP_AHCLKXCTL_REG, AHCLKXE); |
415 | mcasp_set_bits(mcasp, DAVINCI_MCASP_AHCLKRCTL_REG, AHCLKRE); | |
416 | mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AHCLKX); | |
5b66aa2d | 417 | } else { |
f68205a7 PU |
418 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_AHCLKXCTL_REG, AHCLKXE); |
419 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_AHCLKRCTL_REG, AHCLKRE); | |
420 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AHCLKX); | |
5b66aa2d DM |
421 | } |
422 | ||
ab8b14b6 JS |
423 | mcasp->sysclk_freq = freq; |
424 | ||
5b66aa2d DM |
425 | return 0; |
426 | } | |
427 | ||
70091a3e | 428 | static int davinci_config_channel_size(struct davinci_mcasp *mcasp, |
ba764b3d | 429 | int word_length) |
b67f4487 | 430 | { |
ba764b3d | 431 | u32 fmt; |
79671892 DM |
432 | u32 tx_rotate = (word_length / 4) & 0x7; |
433 | u32 rx_rotate = (32 - word_length) / 4; | |
ba764b3d | 434 | u32 mask = (1ULL << word_length) - 1; |
b67f4487 | 435 | |
1b3bc060 DM |
436 | /* |
437 | * if s BCLK-to-LRCLK ratio has been configured via the set_clkdiv() | |
438 | * callback, take it into account here. That allows us to for example | |
439 | * send 32 bits per channel to the codec, while only 16 of them carry | |
440 | * audio payload. | |
d486fea6 MB |
441 | * The clock ratio is given for a full period of data (for I2S format |
442 | * both left and right channels), so it has to be divided by number of | |
443 | * tdm-slots (for I2S - divided by 2). | |
1b3bc060 | 444 | */ |
70091a3e PU |
445 | if (mcasp->bclk_lrclk_ratio) |
446 | word_length = mcasp->bclk_lrclk_ratio / mcasp->tdm_slots; | |
1b3bc060 | 447 | |
ba764b3d DM |
448 | /* mapping of the XSSZ bit-field as described in the datasheet */ |
449 | fmt = (word_length >> 1) - 1; | |
b67f4487 | 450 | |
70091a3e | 451 | if (mcasp->op_mode != DAVINCI_MCASP_DIT_MODE) { |
f68205a7 PU |
452 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_RXFMT_REG, RXSSZ(fmt), |
453 | RXSSZ(0x0F)); | |
454 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, TXSSZ(fmt), | |
455 | TXSSZ(0x0F)); | |
456 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, TXROT(tx_rotate), | |
457 | TXROT(7)); | |
458 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_RXFMT_REG, RXROT(rx_rotate), | |
459 | RXROT(7)); | |
460 | mcasp_set_reg(mcasp, DAVINCI_MCASP_RXMASK_REG, mask); | |
f5023af6 YY |
461 | } |
462 | ||
f68205a7 | 463 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXMASK_REG, mask); |
0c31cf3e | 464 | |
b67f4487 C |
465 | return 0; |
466 | } | |
467 | ||
662ffae9 | 468 | static int mcasp_common_hw_param(struct davinci_mcasp *mcasp, int stream, |
dd093a0f | 469 | int period_words, int channels) |
b67f4487 | 470 | { |
5f04c603 PU |
471 | struct davinci_pcm_dma_params *dma_params = &mcasp->dma_params[stream]; |
472 | struct snd_dmaengine_dai_dma_data *dma_data = &mcasp->dma_data[stream]; | |
b67f4487 | 473 | int i; |
6a99fb5f C |
474 | u8 tx_ser = 0; |
475 | u8 rx_ser = 0; | |
70091a3e | 476 | u8 slots = mcasp->tdm_slots; |
2952b27e | 477 | u8 max_active_serializers = (channels + slots - 1) / slots; |
dd093a0f | 478 | int active_serializers, numevt, n; |
487dce88 | 479 | u32 reg; |
b67f4487 | 480 | /* Default configuration */ |
453c4990 | 481 | if (mcasp->version != MCASP_VERSION_4) |
f68205a7 | 482 | mcasp_set_bits(mcasp, DAVINCI_MCASP_PWREMUMGT_REG, MCASP_SOFT); |
b67f4487 C |
483 | |
484 | /* All PINS as McASP */ | |
f68205a7 | 485 | mcasp_set_reg(mcasp, DAVINCI_MCASP_PFUNC_REG, 0x00000000); |
b67f4487 C |
486 | |
487 | if (stream == SNDRV_PCM_STREAM_PLAYBACK) { | |
f68205a7 PU |
488 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXSTAT_REG, 0xFFFFFFFF); |
489 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_XEVTCTL_REG, TXDATADMADIS); | |
b67f4487 | 490 | } else { |
f68205a7 PU |
491 | mcasp_set_reg(mcasp, DAVINCI_MCASP_RXSTAT_REG, 0xFFFFFFFF); |
492 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_REVTCTL_REG, RXDATADMADIS); | |
b67f4487 C |
493 | } |
494 | ||
70091a3e | 495 | for (i = 0; i < mcasp->num_serializer; i++) { |
f68205a7 PU |
496 | mcasp_set_bits(mcasp, DAVINCI_MCASP_XRSRCTL_REG(i), |
497 | mcasp->serial_dir[i]); | |
70091a3e | 498 | if (mcasp->serial_dir[i] == TX_MODE && |
2952b27e | 499 | tx_ser < max_active_serializers) { |
f68205a7 | 500 | mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AXR(i)); |
6a99fb5f | 501 | tx_ser++; |
70091a3e | 502 | } else if (mcasp->serial_dir[i] == RX_MODE && |
2952b27e | 503 | rx_ser < max_active_serializers) { |
f68205a7 | 504 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AXR(i)); |
6a99fb5f | 505 | rx_ser++; |
2952b27e | 506 | } else { |
f68205a7 PU |
507 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_XRSRCTL_REG(i), |
508 | SRMOD_INACTIVE, SRMOD_MASK); | |
6a99fb5f C |
509 | } |
510 | } | |
511 | ||
0bf0e8ae PU |
512 | if (stream == SNDRV_PCM_STREAM_PLAYBACK) { |
513 | active_serializers = tx_ser; | |
514 | numevt = mcasp->txnumevt; | |
515 | reg = mcasp->fifo_base + MCASP_WFIFOCTL_OFFSET; | |
516 | } else { | |
517 | active_serializers = rx_ser; | |
518 | numevt = mcasp->rxnumevt; | |
519 | reg = mcasp->fifo_base + MCASP_RFIFOCTL_OFFSET; | |
520 | } | |
ecf327c7 | 521 | |
0bf0e8ae | 522 | if (active_serializers < max_active_serializers) { |
70091a3e | 523 | dev_warn(mcasp->dev, "stream has more channels (%d) than are " |
0bf0e8ae PU |
524 | "enabled in mcasp (%d)\n", channels, |
525 | active_serializers * slots); | |
ecf327c7 DM |
526 | return -EINVAL; |
527 | } | |
528 | ||
0bf0e8ae | 529 | /* AFIFO is not in use */ |
5f04c603 PU |
530 | if (!numevt) { |
531 | /* Configure the burst size for platform drivers */ | |
532 | dma_params->fifo_level = 0; | |
533 | dma_data->maxburst = 0; | |
0bf0e8ae | 534 | return 0; |
5f04c603 | 535 | } |
6a99fb5f | 536 | |
dd093a0f PU |
537 | if (period_words % active_serializers) { |
538 | dev_err(mcasp->dev, "Invalid combination of period words and " | |
539 | "active serializers: %d, %d\n", period_words, | |
540 | active_serializers); | |
541 | return -EINVAL; | |
542 | } | |
543 | ||
544 | /* | |
545 | * Calculate the optimal AFIFO depth for platform side: | |
546 | * The number of words for numevt need to be in steps of active | |
547 | * serializers. | |
548 | */ | |
549 | n = numevt % active_serializers; | |
550 | if (n) | |
551 | numevt += (active_serializers - n); | |
552 | while (period_words % numevt && numevt > 0) | |
553 | numevt -= active_serializers; | |
554 | if (numevt <= 0) | |
0bf0e8ae | 555 | numevt = active_serializers; |
487dce88 | 556 | |
0bf0e8ae PU |
557 | mcasp_mod_bits(mcasp, reg, active_serializers, NUMDMA_MASK); |
558 | mcasp_mod_bits(mcasp, reg, NUMEVT(numevt), NUMEVT_MASK); | |
2952b27e | 559 | |
5f04c603 PU |
560 | /* Configure the burst size for platform drivers */ |
561 | dma_params->fifo_level = numevt; | |
562 | dma_data->maxburst = numevt; | |
563 | ||
2952b27e | 564 | return 0; |
b67f4487 C |
565 | } |
566 | ||
2c56c4c2 | 567 | static int mcasp_i2s_hw_param(struct davinci_mcasp *mcasp, int stream) |
b67f4487 C |
568 | { |
569 | int i, active_slots; | |
570 | u32 mask = 0; | |
cbc7956c | 571 | u32 busel = 0; |
b67f4487 | 572 | |
2c56c4c2 PU |
573 | if ((mcasp->tdm_slots < 2) || (mcasp->tdm_slots > 32)) { |
574 | dev_err(mcasp->dev, "tdm slot %d not supported\n", | |
575 | mcasp->tdm_slots); | |
576 | return -EINVAL; | |
577 | } | |
578 | ||
70091a3e | 579 | active_slots = (mcasp->tdm_slots > 31) ? 32 : mcasp->tdm_slots; |
b67f4487 C |
580 | for (i = 0; i < active_slots; i++) |
581 | mask |= (1 << i); | |
582 | ||
f68205a7 | 583 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, TX_ASYNC); |
6a99fb5f | 584 | |
cbc7956c PU |
585 | if (!mcasp->dat_port) |
586 | busel = TXSEL; | |
587 | ||
2c56c4c2 PU |
588 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXTDM_REG, mask); |
589 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, busel | TXORD); | |
590 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, | |
591 | FSXMOD(mcasp->tdm_slots), FSXMOD(0x1FF)); | |
592 | ||
593 | mcasp_set_reg(mcasp, DAVINCI_MCASP_RXTDM_REG, mask); | |
594 | mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMT_REG, busel | RXORD); | |
595 | mcasp_mod_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, | |
596 | FSRMOD(mcasp->tdm_slots), FSRMOD(0x1FF)); | |
597 | ||
598 | return 0; | |
b67f4487 C |
599 | } |
600 | ||
601 | /* S/PDIF */ | |
2c56c4c2 | 602 | static int mcasp_dit_hw_param(struct davinci_mcasp *mcasp) |
b67f4487 | 603 | { |
b67f4487 C |
604 | /* Set the TX format : 24 bit right rotation, 32 bit slot, Pad 0 |
605 | and LSB first */ | |
f68205a7 | 606 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, TXROT(6) | TXSSZ(15)); |
b67f4487 C |
607 | |
608 | /* Set TX frame synch : DIT Mode, 1 bit width, internal, rising edge */ | |
f68205a7 | 609 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXFMCTL_REG, AFSXE | FSXMOD(0x180)); |
b67f4487 C |
610 | |
611 | /* Set the TX tdm : for all the slots */ | |
f68205a7 | 612 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXTDM_REG, 0xFFFFFFFF); |
b67f4487 C |
613 | |
614 | /* Set the TX clock controls : div = 1 and internal */ | |
f68205a7 | 615 | mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE | TX_ASYNC); |
b67f4487 | 616 | |
f68205a7 | 617 | mcasp_clr_bits(mcasp, DAVINCI_MCASP_XEVTCTL_REG, TXDATADMADIS); |
b67f4487 C |
618 | |
619 | /* Only 44100 and 48000 are valid, both have the same setting */ | |
f68205a7 | 620 | mcasp_set_bits(mcasp, DAVINCI_MCASP_AHCLKXCTL_REG, AHCLKXDIV(3)); |
b67f4487 C |
621 | |
622 | /* Enable the DIT */ | |
f68205a7 | 623 | mcasp_set_bits(mcasp, DAVINCI_MCASP_TXDITCTL_REG, DITEN); |
2c56c4c2 PU |
624 | |
625 | return 0; | |
b67f4487 C |
626 | } |
627 | ||
628 | static int davinci_mcasp_hw_params(struct snd_pcm_substream *substream, | |
629 | struct snd_pcm_hw_params *params, | |
630 | struct snd_soc_dai *cpu_dai) | |
631 | { | |
70091a3e | 632 | struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(cpu_dai); |
b67f4487 | 633 | struct davinci_pcm_dma_params *dma_params = |
70091a3e | 634 | &mcasp->dma_params[substream->stream]; |
b67f4487 | 635 | int word_length; |
a7e46bd9 | 636 | int channels = params_channels(params); |
dd093a0f | 637 | int period_size = params_period_size(params); |
2c56c4c2 | 638 | int ret; |
ab8b14b6 JS |
639 | |
640 | /* If mcasp is BCLK master we need to set BCLK divider */ | |
641 | if (mcasp->bclk_master) { | |
642 | unsigned int bclk_freq = snd_soc_params_to_bclk(params); | |
643 | if (mcasp->sysclk_freq % bclk_freq != 0) { | |
f5b02b4a | 644 | dev_err(mcasp->dev, "Can't produce required BCLK\n"); |
ab8b14b6 JS |
645 | return -EINVAL; |
646 | } | |
647 | davinci_mcasp_set_clkdiv( | |
648 | cpu_dai, 1, mcasp->sysclk_freq / bclk_freq); | |
649 | } | |
650 | ||
dd093a0f PU |
651 | ret = mcasp_common_hw_param(mcasp, substream->stream, |
652 | period_size * channels, channels); | |
0f7d9a63 PU |
653 | if (ret) |
654 | return ret; | |
655 | ||
70091a3e | 656 | if (mcasp->op_mode == DAVINCI_MCASP_DIT_MODE) |
2c56c4c2 | 657 | ret = mcasp_dit_hw_param(mcasp); |
b67f4487 | 658 | else |
2c56c4c2 PU |
659 | ret = mcasp_i2s_hw_param(mcasp, substream->stream); |
660 | ||
661 | if (ret) | |
662 | return ret; | |
b67f4487 C |
663 | |
664 | switch (params_format(params)) { | |
0a9d1385 | 665 | case SNDRV_PCM_FORMAT_U8: |
b67f4487 C |
666 | case SNDRV_PCM_FORMAT_S8: |
667 | dma_params->data_type = 1; | |
ba764b3d | 668 | word_length = 8; |
b67f4487 C |
669 | break; |
670 | ||
0a9d1385 | 671 | case SNDRV_PCM_FORMAT_U16_LE: |
b67f4487 C |
672 | case SNDRV_PCM_FORMAT_S16_LE: |
673 | dma_params->data_type = 2; | |
ba764b3d | 674 | word_length = 16; |
b67f4487 C |
675 | break; |
676 | ||
21eb24d8 DM |
677 | case SNDRV_PCM_FORMAT_U24_3LE: |
678 | case SNDRV_PCM_FORMAT_S24_3LE: | |
21eb24d8 | 679 | dma_params->data_type = 3; |
ba764b3d | 680 | word_length = 24; |
21eb24d8 DM |
681 | break; |
682 | ||
6b7fa011 DM |
683 | case SNDRV_PCM_FORMAT_U24_LE: |
684 | case SNDRV_PCM_FORMAT_S24_LE: | |
0a9d1385 | 685 | case SNDRV_PCM_FORMAT_U32_LE: |
b67f4487 C |
686 | case SNDRV_PCM_FORMAT_S32_LE: |
687 | dma_params->data_type = 4; | |
ba764b3d | 688 | word_length = 32; |
b67f4487 C |
689 | break; |
690 | ||
691 | default: | |
692 | printk(KERN_WARNING "davinci-mcasp: unsupported PCM format"); | |
693 | return -EINVAL; | |
694 | } | |
6a99fb5f | 695 | |
5f04c603 | 696 | if (mcasp->version == MCASP_VERSION_2 && !dma_params->fifo_level) |
4fa9c1a5 C |
697 | dma_params->acnt = 4; |
698 | else | |
6a99fb5f C |
699 | dma_params->acnt = dma_params->data_type; |
700 | ||
70091a3e | 701 | davinci_config_channel_size(mcasp, word_length); |
b67f4487 C |
702 | |
703 | return 0; | |
704 | } | |
705 | ||
706 | static int davinci_mcasp_trigger(struct snd_pcm_substream *substream, | |
707 | int cmd, struct snd_soc_dai *cpu_dai) | |
708 | { | |
70091a3e | 709 | struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(cpu_dai); |
b67f4487 C |
710 | int ret = 0; |
711 | ||
712 | switch (cmd) { | |
b67f4487 | 713 | case SNDRV_PCM_TRIGGER_RESUME: |
e473b847 C |
714 | case SNDRV_PCM_TRIGGER_START: |
715 | case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: | |
70091a3e | 716 | davinci_mcasp_start(mcasp, substream->stream); |
b67f4487 | 717 | break; |
b67f4487 | 718 | case SNDRV_PCM_TRIGGER_SUSPEND: |
a47979b5 | 719 | case SNDRV_PCM_TRIGGER_STOP: |
b67f4487 | 720 | case SNDRV_PCM_TRIGGER_PAUSE_PUSH: |
70091a3e | 721 | davinci_mcasp_stop(mcasp, substream->stream); |
b67f4487 C |
722 | break; |
723 | ||
724 | default: | |
725 | ret = -EINVAL; | |
726 | } | |
727 | ||
728 | return ret; | |
729 | } | |
730 | ||
85e7652d | 731 | static const struct snd_soc_dai_ops davinci_mcasp_dai_ops = { |
b67f4487 C |
732 | .trigger = davinci_mcasp_trigger, |
733 | .hw_params = davinci_mcasp_hw_params, | |
734 | .set_fmt = davinci_mcasp_set_dai_fmt, | |
4ed8c9b7 | 735 | .set_clkdiv = davinci_mcasp_set_clkdiv, |
5b66aa2d | 736 | .set_sysclk = davinci_mcasp_set_sysclk, |
b67f4487 C |
737 | }; |
738 | ||
d5902f69 PU |
739 | static int davinci_mcasp_dai_probe(struct snd_soc_dai *dai) |
740 | { | |
741 | struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai); | |
742 | ||
743 | if (mcasp->version == MCASP_VERSION_4) { | |
744 | /* Using dmaengine PCM */ | |
745 | dai->playback_dma_data = | |
746 | &mcasp->dma_data[SNDRV_PCM_STREAM_PLAYBACK]; | |
747 | dai->capture_dma_data = | |
748 | &mcasp->dma_data[SNDRV_PCM_STREAM_CAPTURE]; | |
749 | } else { | |
750 | /* Using davinci-pcm */ | |
751 | dai->playback_dma_data = mcasp->dma_params; | |
752 | dai->capture_dma_data = mcasp->dma_params; | |
753 | } | |
754 | ||
755 | return 0; | |
756 | } | |
757 | ||
135014ad PU |
758 | #ifdef CONFIG_PM_SLEEP |
759 | static int davinci_mcasp_suspend(struct snd_soc_dai *dai) | |
760 | { | |
761 | struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai); | |
790bb94b | 762 | struct davinci_mcasp_context *context = &mcasp->context; |
135014ad | 763 | |
790bb94b PU |
764 | context->txfmtctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_TXFMCTL_REG); |
765 | context->rxfmtctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_RXFMCTL_REG); | |
766 | context->txfmt = mcasp_get_reg(mcasp, DAVINCI_MCASP_TXFMT_REG); | |
767 | context->rxfmt = mcasp_get_reg(mcasp, DAVINCI_MCASP_RXFMT_REG); | |
768 | context->aclkxctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_ACLKXCTL_REG); | |
769 | context->aclkrctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_ACLKRCTL_REG); | |
770 | context->pdir = mcasp_get_reg(mcasp, DAVINCI_MCASP_PDIR_REG); | |
135014ad PU |
771 | |
772 | return 0; | |
773 | } | |
774 | ||
775 | static int davinci_mcasp_resume(struct snd_soc_dai *dai) | |
776 | { | |
777 | struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai); | |
790bb94b PU |
778 | struct davinci_mcasp_context *context = &mcasp->context; |
779 | ||
780 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXFMCTL_REG, context->txfmtctl); | |
781 | mcasp_set_reg(mcasp, DAVINCI_MCASP_RXFMCTL_REG, context->rxfmtctl); | |
782 | mcasp_set_reg(mcasp, DAVINCI_MCASP_TXFMT_REG, context->txfmt); | |
783 | mcasp_set_reg(mcasp, DAVINCI_MCASP_RXFMT_REG, context->rxfmt); | |
784 | mcasp_set_reg(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, context->aclkxctl); | |
785 | mcasp_set_reg(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, context->aclkrctl); | |
786 | mcasp_set_reg(mcasp, DAVINCI_MCASP_PDIR_REG, context->pdir); | |
135014ad PU |
787 | |
788 | return 0; | |
789 | } | |
790 | #else | |
791 | #define davinci_mcasp_suspend NULL | |
792 | #define davinci_mcasp_resume NULL | |
793 | #endif | |
794 | ||
ed29cd5e PU |
795 | #define DAVINCI_MCASP_RATES SNDRV_PCM_RATE_8000_192000 |
796 | ||
0a9d1385 BG |
797 | #define DAVINCI_MCASP_PCM_FMTS (SNDRV_PCM_FMTBIT_S8 | \ |
798 | SNDRV_PCM_FMTBIT_U8 | \ | |
799 | SNDRV_PCM_FMTBIT_S16_LE | \ | |
800 | SNDRV_PCM_FMTBIT_U16_LE | \ | |
21eb24d8 DM |
801 | SNDRV_PCM_FMTBIT_S24_LE | \ |
802 | SNDRV_PCM_FMTBIT_U24_LE | \ | |
803 | SNDRV_PCM_FMTBIT_S24_3LE | \ | |
804 | SNDRV_PCM_FMTBIT_U24_3LE | \ | |
0a9d1385 BG |
805 | SNDRV_PCM_FMTBIT_S32_LE | \ |
806 | SNDRV_PCM_FMTBIT_U32_LE) | |
807 | ||
f0fba2ad | 808 | static struct snd_soc_dai_driver davinci_mcasp_dai[] = { |
b67f4487 | 809 | { |
f0fba2ad | 810 | .name = "davinci-mcasp.0", |
d5902f69 | 811 | .probe = davinci_mcasp_dai_probe, |
135014ad PU |
812 | .suspend = davinci_mcasp_suspend, |
813 | .resume = davinci_mcasp_resume, | |
b67f4487 C |
814 | .playback = { |
815 | .channels_min = 2, | |
2952b27e | 816 | .channels_max = 32 * 16, |
b67f4487 | 817 | .rates = DAVINCI_MCASP_RATES, |
0a9d1385 | 818 | .formats = DAVINCI_MCASP_PCM_FMTS, |
b67f4487 C |
819 | }, |
820 | .capture = { | |
821 | .channels_min = 2, | |
2952b27e | 822 | .channels_max = 32 * 16, |
b67f4487 | 823 | .rates = DAVINCI_MCASP_RATES, |
0a9d1385 | 824 | .formats = DAVINCI_MCASP_PCM_FMTS, |
b67f4487 C |
825 | }, |
826 | .ops = &davinci_mcasp_dai_ops, | |
827 | ||
828 | }, | |
829 | { | |
58e48d97 | 830 | .name = "davinci-mcasp.1", |
d5902f69 | 831 | .probe = davinci_mcasp_dai_probe, |
b67f4487 C |
832 | .playback = { |
833 | .channels_min = 1, | |
834 | .channels_max = 384, | |
835 | .rates = DAVINCI_MCASP_RATES, | |
0a9d1385 | 836 | .formats = DAVINCI_MCASP_PCM_FMTS, |
b67f4487 C |
837 | }, |
838 | .ops = &davinci_mcasp_dai_ops, | |
839 | }, | |
840 | ||
841 | }; | |
b67f4487 | 842 | |
eeef0eda KM |
843 | static const struct snd_soc_component_driver davinci_mcasp_component = { |
844 | .name = "davinci-mcasp", | |
845 | }; | |
846 | ||
256ba181 | 847 | /* Some HW specific values and defaults. The rest is filled in from DT. */ |
d1debafc | 848 | static struct davinci_mcasp_pdata dm646x_mcasp_pdata = { |
256ba181 JS |
849 | .tx_dma_offset = 0x400, |
850 | .rx_dma_offset = 0x400, | |
851 | .asp_chan_q = EVENTQ_0, | |
852 | .version = MCASP_VERSION_1, | |
853 | }; | |
854 | ||
d1debafc | 855 | static struct davinci_mcasp_pdata da830_mcasp_pdata = { |
256ba181 JS |
856 | .tx_dma_offset = 0x2000, |
857 | .rx_dma_offset = 0x2000, | |
858 | .asp_chan_q = EVENTQ_0, | |
859 | .version = MCASP_VERSION_2, | |
860 | }; | |
861 | ||
d1debafc | 862 | static struct davinci_mcasp_pdata am33xx_mcasp_pdata = { |
256ba181 JS |
863 | .tx_dma_offset = 0, |
864 | .rx_dma_offset = 0, | |
865 | .asp_chan_q = EVENTQ_0, | |
866 | .version = MCASP_VERSION_3, | |
867 | }; | |
868 | ||
d1debafc | 869 | static struct davinci_mcasp_pdata dra7_mcasp_pdata = { |
453c4990 PU |
870 | .tx_dma_offset = 0x200, |
871 | .rx_dma_offset = 0x284, | |
872 | .asp_chan_q = EVENTQ_0, | |
873 | .version = MCASP_VERSION_4, | |
874 | }; | |
875 | ||
3e3b8c34 HG |
876 | static const struct of_device_id mcasp_dt_ids[] = { |
877 | { | |
878 | .compatible = "ti,dm646x-mcasp-audio", | |
256ba181 | 879 | .data = &dm646x_mcasp_pdata, |
3e3b8c34 HG |
880 | }, |
881 | { | |
882 | .compatible = "ti,da830-mcasp-audio", | |
256ba181 | 883 | .data = &da830_mcasp_pdata, |
3e3b8c34 | 884 | }, |
e5ec69da | 885 | { |
3af9e031 | 886 | .compatible = "ti,am33xx-mcasp-audio", |
b14899da | 887 | .data = &am33xx_mcasp_pdata, |
e5ec69da | 888 | }, |
453c4990 PU |
889 | { |
890 | .compatible = "ti,dra7-mcasp-audio", | |
891 | .data = &dra7_mcasp_pdata, | |
892 | }, | |
3e3b8c34 HG |
893 | { /* sentinel */ } |
894 | }; | |
895 | MODULE_DEVICE_TABLE(of, mcasp_dt_ids); | |
896 | ||
ae726e93 PU |
897 | static int mcasp_reparent_fck(struct platform_device *pdev) |
898 | { | |
899 | struct device_node *node = pdev->dev.of_node; | |
900 | struct clk *gfclk, *parent_clk; | |
901 | const char *parent_name; | |
902 | int ret; | |
903 | ||
904 | if (!node) | |
905 | return 0; | |
906 | ||
907 | parent_name = of_get_property(node, "fck_parent", NULL); | |
908 | if (!parent_name) | |
909 | return 0; | |
910 | ||
911 | gfclk = clk_get(&pdev->dev, "fck"); | |
912 | if (IS_ERR(gfclk)) { | |
913 | dev_err(&pdev->dev, "failed to get fck\n"); | |
914 | return PTR_ERR(gfclk); | |
915 | } | |
916 | ||
917 | parent_clk = clk_get(NULL, parent_name); | |
918 | if (IS_ERR(parent_clk)) { | |
919 | dev_err(&pdev->dev, "failed to get parent clock\n"); | |
920 | ret = PTR_ERR(parent_clk); | |
921 | goto err1; | |
922 | } | |
923 | ||
924 | ret = clk_set_parent(gfclk, parent_clk); | |
925 | if (ret) { | |
926 | dev_err(&pdev->dev, "failed to reparent fck\n"); | |
927 | goto err2; | |
928 | } | |
929 | ||
930 | err2: | |
931 | clk_put(parent_clk); | |
932 | err1: | |
933 | clk_put(gfclk); | |
934 | return ret; | |
935 | } | |
936 | ||
d1debafc | 937 | static struct davinci_mcasp_pdata *davinci_mcasp_set_pdata_from_of( |
3e3b8c34 HG |
938 | struct platform_device *pdev) |
939 | { | |
940 | struct device_node *np = pdev->dev.of_node; | |
d1debafc | 941 | struct davinci_mcasp_pdata *pdata = NULL; |
3e3b8c34 | 942 | const struct of_device_id *match = |
ea421eb1 | 943 | of_match_device(mcasp_dt_ids, &pdev->dev); |
4023fe6f | 944 | struct of_phandle_args dma_spec; |
3e3b8c34 HG |
945 | |
946 | const u32 *of_serial_dir32; | |
3e3b8c34 HG |
947 | u32 val; |
948 | int i, ret = 0; | |
949 | ||
950 | if (pdev->dev.platform_data) { | |
951 | pdata = pdev->dev.platform_data; | |
952 | return pdata; | |
953 | } else if (match) { | |
d1debafc | 954 | pdata = (struct davinci_mcasp_pdata*) match->data; |
3e3b8c34 HG |
955 | } else { |
956 | /* control shouldn't reach here. something is wrong */ | |
957 | ret = -EINVAL; | |
958 | goto nodata; | |
959 | } | |
960 | ||
3e3b8c34 HG |
961 | ret = of_property_read_u32(np, "op-mode", &val); |
962 | if (ret >= 0) | |
963 | pdata->op_mode = val; | |
964 | ||
965 | ret = of_property_read_u32(np, "tdm-slots", &val); | |
2952b27e MB |
966 | if (ret >= 0) { |
967 | if (val < 2 || val > 32) { | |
968 | dev_err(&pdev->dev, | |
969 | "tdm-slots must be in rage [2-32]\n"); | |
970 | ret = -EINVAL; | |
971 | goto nodata; | |
972 | } | |
973 | ||
3e3b8c34 | 974 | pdata->tdm_slots = val; |
2952b27e | 975 | } |
3e3b8c34 | 976 | |
3e3b8c34 HG |
977 | of_serial_dir32 = of_get_property(np, "serial-dir", &val); |
978 | val /= sizeof(u32); | |
3e3b8c34 | 979 | if (of_serial_dir32) { |
1427e660 PU |
980 | u8 *of_serial_dir = devm_kzalloc(&pdev->dev, |
981 | (sizeof(*of_serial_dir) * val), | |
982 | GFP_KERNEL); | |
3e3b8c34 HG |
983 | if (!of_serial_dir) { |
984 | ret = -ENOMEM; | |
985 | goto nodata; | |
986 | } | |
987 | ||
1427e660 | 988 | for (i = 0; i < val; i++) |
3e3b8c34 HG |
989 | of_serial_dir[i] = be32_to_cpup(&of_serial_dir32[i]); |
990 | ||
1427e660 | 991 | pdata->num_serializer = val; |
3e3b8c34 HG |
992 | pdata->serial_dir = of_serial_dir; |
993 | } | |
994 | ||
4023fe6f JS |
995 | ret = of_property_match_string(np, "dma-names", "tx"); |
996 | if (ret < 0) | |
997 | goto nodata; | |
998 | ||
999 | ret = of_parse_phandle_with_args(np, "dmas", "#dma-cells", ret, | |
1000 | &dma_spec); | |
1001 | if (ret < 0) | |
1002 | goto nodata; | |
1003 | ||
1004 | pdata->tx_dma_channel = dma_spec.args[0]; | |
1005 | ||
1006 | ret = of_property_match_string(np, "dma-names", "rx"); | |
1007 | if (ret < 0) | |
1008 | goto nodata; | |
1009 | ||
1010 | ret = of_parse_phandle_with_args(np, "dmas", "#dma-cells", ret, | |
1011 | &dma_spec); | |
1012 | if (ret < 0) | |
1013 | goto nodata; | |
1014 | ||
1015 | pdata->rx_dma_channel = dma_spec.args[0]; | |
1016 | ||
3e3b8c34 HG |
1017 | ret = of_property_read_u32(np, "tx-num-evt", &val); |
1018 | if (ret >= 0) | |
1019 | pdata->txnumevt = val; | |
1020 | ||
1021 | ret = of_property_read_u32(np, "rx-num-evt", &val); | |
1022 | if (ret >= 0) | |
1023 | pdata->rxnumevt = val; | |
1024 | ||
1025 | ret = of_property_read_u32(np, "sram-size-playback", &val); | |
1026 | if (ret >= 0) | |
1027 | pdata->sram_size_playback = val; | |
1028 | ||
1029 | ret = of_property_read_u32(np, "sram-size-capture", &val); | |
1030 | if (ret >= 0) | |
1031 | pdata->sram_size_capture = val; | |
1032 | ||
1033 | return pdata; | |
1034 | ||
1035 | nodata: | |
1036 | if (ret < 0) { | |
1037 | dev_err(&pdev->dev, "Error populating platform data, err %d\n", | |
1038 | ret); | |
1039 | pdata = NULL; | |
1040 | } | |
1041 | return pdata; | |
1042 | } | |
1043 | ||
b67f4487 C |
1044 | static int davinci_mcasp_probe(struct platform_device *pdev) |
1045 | { | |
64ebdec3 | 1046 | struct davinci_pcm_dma_params *dma_params; |
8de131f2 | 1047 | struct snd_dmaengine_dai_dma_data *dma_data; |
256ba181 | 1048 | struct resource *mem, *ioarea, *res, *dat; |
d1debafc | 1049 | struct davinci_mcasp_pdata *pdata; |
70091a3e | 1050 | struct davinci_mcasp *mcasp; |
96d31e2b | 1051 | int ret; |
b67f4487 | 1052 | |
3e3b8c34 HG |
1053 | if (!pdev->dev.platform_data && !pdev->dev.of_node) { |
1054 | dev_err(&pdev->dev, "No platform data supplied\n"); | |
1055 | return -EINVAL; | |
1056 | } | |
1057 | ||
70091a3e | 1058 | mcasp = devm_kzalloc(&pdev->dev, sizeof(struct davinci_mcasp), |
96d31e2b | 1059 | GFP_KERNEL); |
70091a3e | 1060 | if (!mcasp) |
b67f4487 C |
1061 | return -ENOMEM; |
1062 | ||
3e3b8c34 HG |
1063 | pdata = davinci_mcasp_set_pdata_from_of(pdev); |
1064 | if (!pdata) { | |
1065 | dev_err(&pdev->dev, "no platform data\n"); | |
1066 | return -EINVAL; | |
1067 | } | |
1068 | ||
256ba181 | 1069 | mem = platform_get_resource_byname(pdev, IORESOURCE_MEM, "mpu"); |
b67f4487 | 1070 | if (!mem) { |
70091a3e | 1071 | dev_warn(mcasp->dev, |
256ba181 JS |
1072 | "\"mpu\" mem resource not found, using index 0\n"); |
1073 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1074 | if (!mem) { | |
1075 | dev_err(&pdev->dev, "no mem resource?\n"); | |
1076 | return -ENODEV; | |
1077 | } | |
b67f4487 C |
1078 | } |
1079 | ||
96d31e2b | 1080 | ioarea = devm_request_mem_region(&pdev->dev, mem->start, |
d852f446 | 1081 | resource_size(mem), pdev->name); |
b67f4487 C |
1082 | if (!ioarea) { |
1083 | dev_err(&pdev->dev, "Audio region already claimed\n"); | |
96d31e2b | 1084 | return -EBUSY; |
b67f4487 C |
1085 | } |
1086 | ||
10884347 | 1087 | pm_runtime_enable(&pdev->dev); |
b67f4487 | 1088 | |
10884347 HG |
1089 | ret = pm_runtime_get_sync(&pdev->dev); |
1090 | if (IS_ERR_VALUE(ret)) { | |
1091 | dev_err(&pdev->dev, "pm_runtime_get_sync() failed\n"); | |
1092 | return ret; | |
1093 | } | |
b67f4487 | 1094 | |
70091a3e PU |
1095 | mcasp->base = devm_ioremap(&pdev->dev, mem->start, resource_size(mem)); |
1096 | if (!mcasp->base) { | |
4f82f028 VB |
1097 | dev_err(&pdev->dev, "ioremap failed\n"); |
1098 | ret = -ENOMEM; | |
1099 | goto err_release_clk; | |
1100 | } | |
1101 | ||
70091a3e PU |
1102 | mcasp->op_mode = pdata->op_mode; |
1103 | mcasp->tdm_slots = pdata->tdm_slots; | |
1104 | mcasp->num_serializer = pdata->num_serializer; | |
1105 | mcasp->serial_dir = pdata->serial_dir; | |
1106 | mcasp->version = pdata->version; | |
1107 | mcasp->txnumevt = pdata->txnumevt; | |
1108 | mcasp->rxnumevt = pdata->rxnumevt; | |
487dce88 | 1109 | |
70091a3e | 1110 | mcasp->dev = &pdev->dev; |
b67f4487 | 1111 | |
256ba181 | 1112 | dat = platform_get_resource_byname(pdev, IORESOURCE_MEM, "dat"); |
cbc7956c PU |
1113 | if (dat) |
1114 | mcasp->dat_port = true; | |
256ba181 | 1115 | |
64ebdec3 | 1116 | dma_params = &mcasp->dma_params[SNDRV_PCM_STREAM_PLAYBACK]; |
8de131f2 | 1117 | dma_data = &mcasp->dma_data[SNDRV_PCM_STREAM_PLAYBACK]; |
64ebdec3 PU |
1118 | dma_params->asp_chan_q = pdata->asp_chan_q; |
1119 | dma_params->ram_chan_q = pdata->ram_chan_q; | |
1120 | dma_params->sram_pool = pdata->sram_pool; | |
1121 | dma_params->sram_size = pdata->sram_size_playback; | |
cbc7956c | 1122 | if (dat) |
64ebdec3 | 1123 | dma_params->dma_addr = dat->start; |
cbc7956c | 1124 | else |
64ebdec3 | 1125 | dma_params->dma_addr = mem->start + pdata->tx_dma_offset; |
b67f4487 | 1126 | |
453c4990 | 1127 | /* Unconditional dmaengine stuff */ |
8de131f2 | 1128 | dma_data->addr = dma_params->dma_addr; |
453c4990 | 1129 | |
b67f4487 | 1130 | res = platform_get_resource(pdev, IORESOURCE_DMA, 0); |
4023fe6f | 1131 | if (res) |
64ebdec3 | 1132 | dma_params->channel = res->start; |
4023fe6f | 1133 | else |
64ebdec3 | 1134 | dma_params->channel = pdata->tx_dma_channel; |
92e2a6f6 | 1135 | |
8de131f2 PU |
1136 | /* dmaengine filter data for DT and non-DT boot */ |
1137 | if (pdev->dev.of_node) | |
1138 | dma_data->filter_data = "tx"; | |
1139 | else | |
1140 | dma_data->filter_data = &dma_params->channel; | |
1141 | ||
64ebdec3 | 1142 | dma_params = &mcasp->dma_params[SNDRV_PCM_STREAM_CAPTURE]; |
8de131f2 | 1143 | dma_data = &mcasp->dma_data[SNDRV_PCM_STREAM_CAPTURE]; |
64ebdec3 PU |
1144 | dma_params->asp_chan_q = pdata->asp_chan_q; |
1145 | dma_params->ram_chan_q = pdata->ram_chan_q; | |
1146 | dma_params->sram_pool = pdata->sram_pool; | |
1147 | dma_params->sram_size = pdata->sram_size_capture; | |
cbc7956c | 1148 | if (dat) |
64ebdec3 | 1149 | dma_params->dma_addr = dat->start; |
cbc7956c | 1150 | else |
64ebdec3 | 1151 | dma_params->dma_addr = mem->start + pdata->rx_dma_offset; |
cbc7956c | 1152 | |
453c4990 | 1153 | /* Unconditional dmaengine stuff */ |
8de131f2 | 1154 | dma_data->addr = dma_params->dma_addr; |
453c4990 | 1155 | |
cbc7956c PU |
1156 | if (mcasp->version < MCASP_VERSION_3) { |
1157 | mcasp->fifo_base = DAVINCI_MCASP_V2_AFIFO_BASE; | |
64ebdec3 | 1158 | /* dma_params->dma_addr is pointing to the data port address */ |
cbc7956c PU |
1159 | mcasp->dat_port = true; |
1160 | } else { | |
1161 | mcasp->fifo_base = DAVINCI_MCASP_V3_AFIFO_BASE; | |
1162 | } | |
b67f4487 C |
1163 | |
1164 | res = platform_get_resource(pdev, IORESOURCE_DMA, 1); | |
4023fe6f | 1165 | if (res) |
64ebdec3 | 1166 | dma_params->channel = res->start; |
4023fe6f | 1167 | else |
64ebdec3 | 1168 | dma_params->channel = pdata->rx_dma_channel; |
b67f4487 | 1169 | |
8de131f2 PU |
1170 | /* dmaengine filter data for DT and non-DT boot */ |
1171 | if (pdev->dev.of_node) | |
1172 | dma_data->filter_data = "rx"; | |
1173 | else | |
1174 | dma_data->filter_data = &dma_params->channel; | |
453c4990 | 1175 | |
70091a3e | 1176 | dev_set_drvdata(&pdev->dev, mcasp); |
ae726e93 PU |
1177 | |
1178 | mcasp_reparent_fck(pdev); | |
1179 | ||
eeef0eda KM |
1180 | ret = snd_soc_register_component(&pdev->dev, &davinci_mcasp_component, |
1181 | &davinci_mcasp_dai[pdata->op_mode], 1); | |
b67f4487 C |
1182 | |
1183 | if (ret != 0) | |
96d31e2b | 1184 | goto err_release_clk; |
f08095a4 | 1185 | |
453c4990 PU |
1186 | if (mcasp->version != MCASP_VERSION_4) { |
1187 | ret = davinci_soc_platform_register(&pdev->dev); | |
1188 | if (ret) { | |
1189 | dev_err(&pdev->dev, "register PCM failed: %d\n", ret); | |
1190 | goto err_unregister_component; | |
1191 | } | |
f08095a4 HG |
1192 | } |
1193 | ||
b67f4487 C |
1194 | return 0; |
1195 | ||
eeef0eda KM |
1196 | err_unregister_component: |
1197 | snd_soc_unregister_component(&pdev->dev); | |
eef6d7b8 | 1198 | err_release_clk: |
10884347 HG |
1199 | pm_runtime_put_sync(&pdev->dev); |
1200 | pm_runtime_disable(&pdev->dev); | |
b67f4487 C |
1201 | return ret; |
1202 | } | |
1203 | ||
1204 | static int davinci_mcasp_remove(struct platform_device *pdev) | |
1205 | { | |
453c4990 | 1206 | struct davinci_mcasp *mcasp = dev_get_drvdata(&pdev->dev); |
b67f4487 | 1207 | |
eeef0eda | 1208 | snd_soc_unregister_component(&pdev->dev); |
453c4990 PU |
1209 | if (mcasp->version != MCASP_VERSION_4) |
1210 | davinci_soc_platform_unregister(&pdev->dev); | |
10884347 HG |
1211 | |
1212 | pm_runtime_put_sync(&pdev->dev); | |
1213 | pm_runtime_disable(&pdev->dev); | |
b67f4487 | 1214 | |
b67f4487 C |
1215 | return 0; |
1216 | } | |
1217 | ||
1218 | static struct platform_driver davinci_mcasp_driver = { | |
1219 | .probe = davinci_mcasp_probe, | |
1220 | .remove = davinci_mcasp_remove, | |
1221 | .driver = { | |
1222 | .name = "davinci-mcasp", | |
1223 | .owner = THIS_MODULE, | |
ea421eb1 | 1224 | .of_match_table = mcasp_dt_ids, |
b67f4487 C |
1225 | }, |
1226 | }; | |
1227 | ||
f9b8a514 | 1228 | module_platform_driver(davinci_mcasp_driver); |
b67f4487 C |
1229 | |
1230 | MODULE_AUTHOR("Steve Chen"); | |
1231 | MODULE_DESCRIPTION("TI DAVINCI McASP SoC Interface"); | |
1232 | MODULE_LICENSE("GPL"); |