[deliverable/linux.git] / sound / soc / intel / sst-baytrail-dsp.c

/*
 * Intel Baytrail SST DSP driver
 * Copyright (c) 2014, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#include <linux/delay.h>
#include <linux/fs.h>
#include <linux/slab.h>
#include <linux/device.h>
#include <linux/interrupt.h>
#include <linux/module.h>
#include <linux/dma-mapping.h>
#include <linux/platform_device.h>
#include <linux/firmware.h>

#include "sst-dsp.h"
#include "sst-dsp-priv.h"
#include "sst-baytrail-ipc.h"

#define SST_BYT_FW_SIGNATURE_SIZE	4
#define SST_BYT_FW_SIGN			"$SST"

#define SST_BYT_IRAM_OFFSET	0xC0000
#define SST_BYT_DRAM_OFFSET	0x100000
#define SST_BYT_SHIM_OFFSET	0x140000

enum sst_ram_type {
	SST_BYT_IRAM	= 1,
	SST_BYT_DRAM	= 2,
	SST_BYT_CACHE	= 3,
};

struct dma_block_info {
	enum sst_ram_type	type;	/* IRAM/DRAM */
	u32			size;	/* Bytes */
	u32			ram_offset; /* Offset in I/DRAM */
	u32			rsvd;	/* Reserved field */
};

struct fw_header {
	unsigned char signature[SST_BYT_FW_SIGNATURE_SIZE];
	u32 file_size; /* size of fw minus this header */
	u32 modules; /*  # of modules */
	u32 file_format; /* version of header format */
	u32 reserved[4];
};

struct sst_byt_fw_module_header {
	unsigned char signature[SST_BYT_FW_SIGNATURE_SIZE];
	u32 mod_size; /* size of module */
	u32 blocks; /* # of blocks */
	u32 type; /* codec type, pp lib */
	u32 entry_point;
};

static int sst_byt_parse_module(struct sst_dsp *dsp, struct sst_fw *fw,
				struct sst_byt_fw_module_header *module)
{
	struct dma_block_info *block;
	struct sst_module *mod;
	struct sst_module_data block_data;
	struct sst_module_template template;
	int count;

	memset(&template, 0, sizeof(template));
	template.id = module->type;
	template.entry = module->entry_point;
	template.p.type = SST_MEM_DRAM;
	template.p.data_type = SST_DATA_P;
	template.s.type = SST_MEM_DRAM;
	template.s.data_type = SST_DATA_S;

	mod = sst_module_new(fw, &template, NULL);
	if (mod == NULL)
		return -ENOMEM;

	block = (void *)module + sizeof(*module);

	for (count = 0; count < module->blocks; count++) {

		if (block->size <= 0) {
			dev_err(dsp->dev, "block %d size invalid\n", count);
			return -EINVAL;
		}

		switch (block->type) {
		case SST_BYT_IRAM:
			block_data.offset = block->ram_offset +
					    dsp->addr.iram_offset;
			block_data.type = SST_MEM_IRAM;
			break;
		case SST_BYT_DRAM:
			block_data.offset = block->ram_offset +
					    dsp->addr.dram_offset;
			block_data.type = SST_MEM_DRAM;
			break;
		case SST_BYT_CACHE:
			block_data.offset = block->ram_offset +
					    (dsp->addr.fw_ext - dsp->addr.lpe);
			block_data.type = SST_MEM_CACHE;
			break;
		default:
			dev_err(dsp->dev, "wrong ram type 0x%x in block0x%x\n",
				block->type, count);
			return -EINVAL;
		}

		block_data.size = block->size;
		block_data.data_type = SST_DATA_M;
		block_data.data = (void *)block + sizeof(*block);

		sst_module_insert_fixed_block(mod, &block_data);

		block = (void *)block + sizeof(*block) + block->size;
	}
	return 0;
}

static int sst_byt_parse_fw_image(struct sst_fw *sst_fw)
{
	struct fw_header *header;
	struct sst_byt_fw_module_header *module;
	struct sst_dsp *dsp = sst_fw->dsp;
	int ret, count;

	/* Read the header information from the data pointer */
	header = (struct fw_header *)sst_fw->dma_buf;

	/* verify FW */
	if ((strncmp(header->signature, SST_BYT_FW_SIGN, 4) != 0) ||
	    (sst_fw->size != header->file_size + sizeof(*header))) {
		/* Invalid FW signature */
		dev_err(dsp->dev, "Invalid FW sign/filesize mismatch\n");
		return -EINVAL;
	}

	dev_dbg(dsp->dev,
		"header sign=%4s size=0x%x modules=0x%x fmt=0x%x size=%zu\n",
		header->signature, header->file_size, header->modules,
		header->file_format, sizeof(*header));

	module = (void *)sst_fw->dma_buf + sizeof(*header);
	for (count = 0; count < header->modules; count++) {
		/* module */
		ret = sst_byt_parse_module(dsp, sst_fw, module);
		if (ret < 0) {
			dev_err(dsp->dev, "invalid module %d\n", count);
			return ret;
		}
		module = (void *)module + sizeof(*module) + module->mod_size;
	}

	return 0;
}

static void sst_byt_dump_shim(struct sst_dsp *sst)
{
	int i;
	u64 reg;

	for (i = 0; i <= 0xF0; i += 8) {
		reg = sst_dsp_shim_read64_unlocked(sst, i);
		if (reg)
			dev_dbg(sst->dev, "shim 0x%2.2x value 0x%16.16llx\n",
				i, reg);
	}

	for (i = 0x00; i <= 0xff; i += 4) {
		reg = readl(sst->addr.pci_cfg + i);
		if (reg)
			dev_dbg(sst->dev, "pci 0x%2.2x value 0x%8.8x\n",
				i, (u32)reg);
	}
}

static irqreturn_t sst_byt_irq(int irq, void *context)
{
	struct sst_dsp *sst = (struct sst_dsp *) context;
	u64 isrx;
	irqreturn_t ret = IRQ_NONE;

	spin_lock(&sst->spinlock);

	isrx = sst_dsp_shim_read64_unlocked(sst, SST_ISRX);
	if (isrx & SST_ISRX_DONE) {
		/* ADSP has processed the message request from IA */
		sst_dsp_shim_update_bits64_unlocked(sst, SST_IPCX,
						    SST_BYT_IPCX_DONE, 0);
		ret = IRQ_WAKE_THREAD;
	}
	if (isrx & SST_BYT_ISRX_REQUEST) {
		/* mask message request from ADSP and do processing later */
		sst_dsp_shim_update_bits64_unlocked(sst, SST_IMRX,
						    SST_BYT_IMRX_REQUEST,
						    SST_BYT_IMRX_REQUEST);
		ret = IRQ_WAKE_THREAD;
	}

	spin_unlock(&sst->spinlock);

	return ret;
}

static void sst_byt_boot(struct sst_dsp *sst)
{
	int tries = 10;

	/*
	 * save the physical address of extended firmware block in the first
	 * 4 bytes of the mailbox
	 */
	memcpy_toio(sst->addr.lpe + SST_BYT_MAILBOX_OFFSET,
	       &sst->pdata->fw_base, sizeof(u32));

	/* release stall and wait to unstall */
	sst_dsp_shim_update_bits64(sst, SST_CSR, SST_BYT_CSR_STALL, 0x0);
	while (tries--) {
		if (!(sst_dsp_shim_read64(sst, SST_CSR) &
		      SST_BYT_CSR_PWAITMODE))
			break;
		msleep(100);
	}
	if (tries < 0) {
		dev_err(sst->dev, "unable to start DSP\n");
		sst_byt_dump_shim(sst);
	}
}

static void sst_byt_reset(struct sst_dsp *sst)
{
	/* put DSP into reset, set reset vector and stall */
	sst_dsp_shim_update_bits64(sst, SST_CSR,
		SST_BYT_CSR_RST | SST_BYT_CSR_VECTOR_SEL | SST_BYT_CSR_STALL,
		SST_BYT_CSR_RST | SST_BYT_CSR_VECTOR_SEL | SST_BYT_CSR_STALL);

	udelay(10);

	/* take DSP out of reset and keep stalled for FW loading */
	sst_dsp_shim_update_bits64(sst, SST_CSR, SST_BYT_CSR_RST, 0);
}

struct sst_adsp_memregion {
	u32 start;
	u32 end;
	int blocks;
	enum sst_mem_type type;
};

/* BYT test stuff */
static const struct sst_adsp_memregion byt_region[] = {
	{0xC0000, 0x100000, 8, SST_MEM_IRAM}, /* I-SRAM - 8 * 32kB */
	{0x100000, 0x140000, 8, SST_MEM_DRAM}, /* D-SRAM0 - 8 * 32kB */
};

static int sst_byt_resource_map(struct sst_dsp *sst, struct sst_pdata *pdata)
{
	sst->addr.lpe_base = pdata->lpe_base;
	sst->addr.lpe = ioremap(pdata->lpe_base, pdata->lpe_size);
	if (!sst->addr.lpe)
		return -ENODEV;

	/* ADSP PCI MMIO config space */
	sst->addr.pci_cfg = ioremap(pdata->pcicfg_base, pdata->pcicfg_size);
	if (!sst->addr.pci_cfg) {
		iounmap(sst->addr.lpe);
		return -ENODEV;
	}

	/* SST Extended FW allocation */
	sst->addr.fw_ext = ioremap(pdata->fw_base, pdata->fw_size);
	if (!sst->addr.fw_ext) {
		iounmap(sst->addr.pci_cfg);
		iounmap(sst->addr.lpe);
		return -ENODEV;
	}

	/* SST Shim */
	sst->addr.shim = sst->addr.lpe + sst->addr.shim_offset;

	sst_dsp_mailbox_init(sst, SST_BYT_MAILBOX_OFFSET + 0x204,
			     SST_BYT_IPC_MAX_PAYLOAD_SIZE,
			     SST_BYT_MAILBOX_OFFSET,
			     SST_BYT_IPC_MAX_PAYLOAD_SIZE);

	sst->irq = pdata->irq;

	return 0;
}

static int sst_byt_init(struct sst_dsp *sst, struct sst_pdata *pdata)
{
	const struct sst_adsp_memregion *region;
	struct device *dev;
	int ret = -ENODEV, i, j, region_count;
	u32 offset, size;

	dev = sst->dev;

	switch (sst->id) {
	case SST_DEV_ID_BYT:
		region = byt_region;
		region_count = ARRAY_SIZE(byt_region);
		sst->addr.iram_offset = SST_BYT_IRAM_OFFSET;
		sst->addr.dram_offset = SST_BYT_DRAM_OFFSET;
		sst->addr.shim_offset = SST_BYT_SHIM_OFFSET;
		break;
	default:
		dev_err(dev, "failed to get mem resources\n");
		return ret;
	}

	ret = sst_byt_resource_map(sst, pdata);
	if (ret < 0) {
		dev_err(dev, "failed to map resources\n");
		return ret;
	}

	ret = dma_coerce_mask_and_coherent(sst->dma_dev, DMA_BIT_MASK(32));
	if (ret)
		return ret;

	/* enable Interrupt from both sides */
	sst_dsp_shim_update_bits64(sst, SST_IMRX, 0x3, 0x0);
	sst_dsp_shim_update_bits64(sst, SST_IMRD, 0x3, 0x0);

	/* register DSP memory blocks - ideally we should get this from ACPI */
	for (i = 0; i < region_count; i++) {
		offset = region[i].start;
		size = (region[i].end - region[i].start) / region[i].blocks;

		/* register individual memory blocks */
		for (j = 0; j < region[i].blocks; j++) {
			sst_mem_block_register(sst, offset, size,
					       region[i].type, NULL, j, sst);
			offset += size;
		}
	}

	return 0;
}

static void sst_byt_free(struct sst_dsp *sst)
{
	sst_mem_block_unregister_all(sst);
	iounmap(sst->addr.lpe);
	iounmap(sst->addr.pci_cfg);
	iounmap(sst->addr.fw_ext);
}

struct sst_ops sst_byt_ops = {
	.reset = sst_byt_reset,
	.boot = sst_byt_boot,
	.write = sst_shim32_write,
	.read = sst_shim32_read,
	.write64 = sst_shim32_write64,
	.read64 = sst_shim32_read64,
	.ram_read = sst_memcpy_fromio_32,
	.ram_write = sst_memcpy_toio_32,
	.irq_handler = sst_byt_irq,
	.init = sst_byt_init,
	.free = sst_byt_free,
	.parse_fw = sst_byt_parse_fw_image,
};
Commit	Line	Data
a4b12990 MB	1	/*
	2	* Intel Baytrail SST DSP driver
	3	* Copyright (c) 2014, Intel Corporation.
	4	*
	5	* This program is free software; you can redistribute it and/or modify it
	6	* under the terms and conditions of the GNU General Public License,
	7	* version 2, as published by the Free Software Foundation.
	8	*
	9	* This program is distributed in the hope it will be useful, but WITHOUT
	10	* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
	11	* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
	12	* more details.
	13	*/
	14
	15	#include <linux/delay.h>
	16	#include <linux/fs.h>
	17	#include <linux/slab.h>
	18	#include <linux/device.h>
	19	#include <linux/interrupt.h>
	20	#include <linux/module.h>
	21	#include <linux/dma-mapping.h>
	22	#include <linux/platform_device.h>
	23	#include <linux/firmware.h>
	24
	25	#include "sst-dsp.h"
	26	#include "sst-dsp-priv.h"
	27	#include "sst-baytrail-ipc.h"
	28
	29	#define SST_BYT_FW_SIGNATURE_SIZE 4
	30	#define SST_BYT_FW_SIGN "$SST"
	31
	32	#define SST_BYT_IRAM_OFFSET 0xC0000
	33	#define SST_BYT_DRAM_OFFSET 0x100000
	34	#define SST_BYT_SHIM_OFFSET 0x140000
	35
	36	enum sst_ram_type {
	37	SST_BYT_IRAM = 1,
	38	SST_BYT_DRAM = 2,
	39	SST_BYT_CACHE = 3,
	40	};
	41
	42	struct dma_block_info {
	43	enum sst_ram_type type; /* IRAM/DRAM */
	44	u32 size; /* Bytes */
	45	u32 ram_offset; /* Offset in I/DRAM */
	46	u32 rsvd; /* Reserved field */
	47	};
	48
	49	struct fw_header {
	50	unsigned char signature[SST_BYT_FW_SIGNATURE_SIZE];
	51	u32 file_size; /* size of fw minus this header */
	52	u32 modules; /* # of modules */
	53	u32 file_format; /* version of header format */
	54	u32 reserved[4];
	55	};
	56
	57	struct sst_byt_fw_module_header {
	58	unsigned char signature[SST_BYT_FW_SIGNATURE_SIZE];
	59	u32 mod_size; /* size of module */
	60	u32 blocks; /* # of blocks */
	61	u32 type; /* codec type, pp lib */
	62	u32 entry_point;
	63	};
	64
65	static int sst_byt_parse_module(struct sst_dsp dsp, struct sst_fw fw,
66	struct sst_byt_fw_module_header *module)
67	{
68	struct dma_block_info *block;
69	struct sst_module *mod;
70	struct sst_module_data block_data;
71	struct sst_module_template template;
72	int count;
73
74	memset(&template, 0, sizeof(template));
75	template.id = module->type;
76	template.entry = module->entry_point;
77	template.p.type = SST_MEM_DRAM;
78	template.p.data_type = SST_DATA_P;
79	template.s.type = SST_MEM_DRAM;
80	template.s.data_type = SST_DATA_S;
81
82	mod = sst_module_new(fw, &template, NULL);
83	if (mod == NULL)
84	return -ENOMEM;
85
86	block = (void )module + sizeof(module);
87
88	for (count = 0; count < module->blocks; count++) {
89
90	if (block->size <= 0) {
91	dev_err(dsp->dev, "block %d size invalid\n", count);
92	return -EINVAL;
93	}
94
95	switch (block->type) {
96	case SST_BYT_IRAM:
97	block_data.offset = block->ram_offset +
98	dsp->addr.iram_offset;
99	block_data.type = SST_MEM_IRAM;
100	break;
101	case SST_BYT_DRAM:
102	block_data.offset = block->ram_offset +
103	dsp->addr.dram_offset;
104	block_data.type = SST_MEM_DRAM;
105	break;
106	case SST_BYT_CACHE:
107	block_data.offset = block->ram_offset +
108	(dsp->addr.fw_ext - dsp->addr.lpe);
109	block_data.type = SST_MEM_CACHE;
110	break;
111	default:
112	dev_err(dsp->dev, "wrong ram type 0x%x in block0x%x\n",
113	block->type, count);
114	return -EINVAL;
115	}
116
117	block_data.size = block->size;
118	block_data.data_type = SST_DATA_M;
119	block_data.data = (void )block + sizeof(block);
120
121	sst_module_insert_fixed_block(mod, &block_data);
122
123	block = (void )block + sizeof(block) + block->size;
124	}
125	return 0;
126	}
127
128	static int sst_byt_parse_fw_image(struct sst_fw *sst_fw)
129	{
130	struct fw_header *header;
131	struct sst_byt_fw_module_header *module;
132	struct sst_dsp *dsp = sst_fw->dsp;
133	int ret, count;
134
135	/* Read the header information from the data pointer */
136	header = (struct fw_header *)sst_fw->dma_buf;
137
138	/* verify FW */
139	if ((strncmp(header->signature, SST_BYT_FW_SIGN, 4) != 0) \|\|
140	(sst_fw->size != header->file_size + sizeof(*header))) {
141	/* Invalid FW signature */
142	dev_err(dsp->dev, "Invalid FW sign/filesize mismatch\n");
143	return -EINVAL;
144	}
145
146	dev_dbg(dsp->dev,
147	"header sign=%4s size=0x%x modules=0x%x fmt=0x%x size=%zu\n",
148	header->signature, header->file_size, header->modules,
149	header->file_format, sizeof(*header));
150
151	module = (void )sst_fw->dma_buf + sizeof(header);
152	for (count = 0; count < header->modules; count++) {
153	/* module */
154	ret = sst_byt_parse_module(dsp, sst_fw, module);
155	if (ret < 0) {
156	dev_err(dsp->dev, "invalid module %d\n", count);
157	return ret;
158	}
159	module = (void )module + sizeof(module) + module->mod_size;
160	}
161
162	return 0;
163	}
164
165	static void sst_byt_dump_shim(struct sst_dsp *sst)
166	{
167	int i;
168	u64 reg;
169
170	for (i = 0; i <= 0xF0; i += 8) {
171	reg = sst_dsp_shim_read64_unlocked(sst, i);
172	if (reg)
173	dev_dbg(sst->dev, "shim 0x%2.2x value 0x%16.16llx\n",
174	i, reg);
175	}
176
177	for (i = 0x00; i <= 0xff; i += 4) {
178	reg = readl(sst->addr.pci_cfg + i);
179	if (reg)
180	dev_dbg(sst->dev, "pci 0x%2.2x value 0x%8.8x\n",
181	i, (u32)reg);
182	}
183	}
184
185	static irqreturn_t sst_byt_irq(int irq, void *context)
186	{
187	struct sst_dsp sst = (struct sst_dsp ) context;
188	u64 isrx;
189	irqreturn_t ret = IRQ_NONE;
190
191	spin_lock(&sst->spinlock);
192
193	isrx = sst_dsp_shim_read64_unlocked(sst, SST_ISRX);
194	if (isrx & SST_ISRX_DONE) {
195	/* ADSP has processed the message request from IA */
196	sst_dsp_shim_update_bits64_unlocked(sst, SST_IPCX,
197	SST_BYT_IPCX_DONE, 0);
198	ret = IRQ_WAKE_THREAD;
199	}
200	if (isrx & SST_BYT_ISRX_REQUEST) {
201	/* mask message request from ADSP and do processing later */
202	sst_dsp_shim_update_bits64_unlocked(sst, SST_IMRX,
203	SST_BYT_IMRX_REQUEST,
204	SST_BYT_IMRX_REQUEST);
205	ret = IRQ_WAKE_THREAD;
206	}
207
208	spin_unlock(&sst->spinlock);
209
210	return ret;
211	}
212
213	static void sst_byt_boot(struct sst_dsp *sst)
214	{
215	int tries = 10;
216
800be590 JN	217	/*
	218	* save the physical address of extended firmware block in the first
	219	* 4 bytes of the mailbox
	220	*/
	221	memcpy_toio(sst->addr.lpe + SST_BYT_MAILBOX_OFFSET,
	222	&sst->pdata->fw_base, sizeof(u32));
	223
a4b12990 MB	224	/* release stall and wait to unstall */
	225	sst_dsp_shim_update_bits64(sst, SST_CSR, SST_BYT_CSR_STALL, 0x0);
	226	while (tries--) {
	227	if (!(sst_dsp_shim_read64(sst, SST_CSR) &
	228	SST_BYT_CSR_PWAITMODE))
	229	break;
	230	msleep(100);
	231	}
	232	if (tries < 0) {
	233	dev_err(sst->dev, "unable to start DSP\n");
	234	sst_byt_dump_shim(sst);
	235	}
	236	}
	237
	238	static void sst_byt_reset(struct sst_dsp *sst)
	239	{
	240	/* put DSP into reset, set reset vector and stall */
	241	sst_dsp_shim_update_bits64(sst, SST_CSR,
	242	SST_BYT_CSR_RST \| SST_BYT_CSR_VECTOR_SEL \| SST_BYT_CSR_STALL,
	243	SST_BYT_CSR_RST \| SST_BYT_CSR_VECTOR_SEL \| SST_BYT_CSR_STALL);
	244
	245	udelay(10);
	246
	247	/* take DSP out of reset and keep stalled for FW loading */
	248	sst_dsp_shim_update_bits64(sst, SST_CSR, SST_BYT_CSR_RST, 0);
	249	}
	250
	251	struct sst_adsp_memregion {
	252	u32 start;
	253	u32 end;
	254	int blocks;
	255	enum sst_mem_type type;
	256	};
	257
	258	/* BYT test stuff */
	259	static const struct sst_adsp_memregion byt_region[] = {
	260	{0xC0000, 0x100000, 8, SST_MEM_IRAM}, /* I-SRAM - 8 * 32kB */
	261	{0x100000, 0x140000, 8, SST_MEM_DRAM}, /* D-SRAM0 - 8 * 32kB */
	262	};
	263
	264	static int sst_byt_resource_map(struct sst_dsp sst, struct sst_pdata pdata)
	265	{
	266	sst->addr.lpe_base = pdata->lpe_base;
	267	sst->addr.lpe = ioremap(pdata->lpe_base, pdata->lpe_size);
	268	if (!sst->addr.lpe)
	269	return -ENODEV;
	270
	271	/* ADSP PCI MMIO config space */
	272	sst->addr.pci_cfg = ioremap(pdata->pcicfg_base, pdata->pcicfg_size);
	273	if (!sst->addr.pci_cfg) {
	274	iounmap(sst->addr.lpe);
	275	return -ENODEV;
	276	}
	277
	278	/* SST Extended FW allocation */
	279	sst->addr.fw_ext = ioremap(pdata->fw_base, pdata->fw_size);
	280	if (!sst->addr.fw_ext) {
	281	iounmap(sst->addr.pci_cfg);
	282	iounmap(sst->addr.lpe);
	283	return -ENODEV;
	284	}
	285
	286	/* SST Shim */
	287	sst->addr.shim = sst->addr.lpe + sst->addr.shim_offset;
288
289	sst_dsp_mailbox_init(sst, SST_BYT_MAILBOX_OFFSET + 0x204,
290	SST_BYT_IPC_MAX_PAYLOAD_SIZE,
291	SST_BYT_MAILBOX_OFFSET,
292	SST_BYT_IPC_MAX_PAYLOAD_SIZE);
293
294	sst->irq = pdata->irq;
295
296	return 0;
297	}
298
299	static int sst_byt_init(struct sst_dsp sst, struct sst_pdata pdata)
300	{
301	const struct sst_adsp_memregion *region;
302	struct device *dev;
303	int ret = -ENODEV, i, j, region_count;
304	u32 offset, size;
305
306	dev = sst->dev;
307
308	switch (sst->id) {
309	case SST_DEV_ID_BYT:
310	region = byt_region;
311	region_count = ARRAY_SIZE(byt_region);
312	sst->addr.iram_offset = SST_BYT_IRAM_OFFSET;
313	sst->addr.dram_offset = SST_BYT_DRAM_OFFSET;
314	sst->addr.shim_offset = SST_BYT_SHIM_OFFSET;
315	break;
316	default:
317	dev_err(dev, "failed to get mem resources\n");
318	return ret;
319	}
320
321	ret = sst_byt_resource_map(sst, pdata);
322	if (ret < 0) {
323	dev_err(dev, "failed to map resources\n");
324	return ret;
325	}
326
cffd6665	327	ret = dma_coerce_mask_and_coherent(sst->dma_dev, DMA_BIT_MASK(32));
a4b12990 MB	328	if (ret)
	329	return ret;
	330
	331	/* enable Interrupt from both sides */
	332	sst_dsp_shim_update_bits64(sst, SST_IMRX, 0x3, 0x0);
	333	sst_dsp_shim_update_bits64(sst, SST_IMRD, 0x3, 0x0);
	334
	335	/* register DSP memory blocks - ideally we should get this from ACPI */
	336	for (i = 0; i < region_count; i++) {
	337	offset = region[i].start;
	338	size = (region[i].end - region[i].start) / region[i].blocks;
	339
	340	/* register individual memory blocks */
	341	for (j = 0; j < region[i].blocks; j++) {
	342	sst_mem_block_register(sst, offset, size,
	343	region[i].type, NULL, j, sst);
	344	offset += size;
	345	}
	346	}
	347
	348	return 0;
	349	}
	350
	351	static void sst_byt_free(struct sst_dsp *sst)
	352	{
	353	sst_mem_block_unregister_all(sst);
	354	iounmap(sst->addr.lpe);
	355	iounmap(sst->addr.pci_cfg);
	356	iounmap(sst->addr.fw_ext);
	357	}
	358
	359	struct sst_ops sst_byt_ops = {
	360	.reset = sst_byt_reset,
	361	.boot = sst_byt_boot,
	362	.write = sst_shim32_write,
	363	.read = sst_shim32_read,
	364	.write64 = sst_shim32_write64,
	365	.read64 = sst_shim32_read64,
	366	.ram_read = sst_memcpy_fromio_32,
	367	.ram_write = sst_memcpy_toio_32,
	368	.irq_handler = sst_byt_irq,
	369	.init = sst_byt_init,
	370	.free = sst_byt_free,
	371	.parse_fw = sst_byt_parse_fw_image,
	372	};