ASoC: simple-card: simplify code
[deliverable/linux.git] / sound / soc / soc-cache.c
CommitLineData
17a52fd6
MB
1/*
2 * soc-cache.c -- ASoC register cache helpers
3 *
4 * Copyright 2009 Wolfson Microelectronics PLC.
5 *
6 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2 of the License, or (at your
11 * option) any later version.
12 */
13
14#include <sound/soc.h>
d81a6d71 15#include <linux/export.h>
f90fb3f7 16#include <linux/slab.h>
17a52fd6 17
c358e640
DP
18#include <trace/events/asoc.h>
19
1321e883
DP
20static bool snd_soc_set_cache_val(void *base, unsigned int idx,
21 unsigned int val, unsigned int word_size)
22{
23 switch (word_size) {
24 case 1: {
25 u8 *cache = base;
26 if (cache[idx] == val)
27 return true;
28 cache[idx] = val;
29 break;
30 }
31 case 2: {
32 u16 *cache = base;
33 if (cache[idx] == val)
34 return true;
35 cache[idx] = val;
36 break;
37 }
38 default:
a6ed0608
TI
39 WARN(1, "Invalid word_size %d\n", word_size);
40 break;
1321e883
DP
41 }
42 return false;
43}
44
45static unsigned int snd_soc_get_cache_val(const void *base, unsigned int idx,
46 unsigned int word_size)
47{
fd137e2b
MB
48 if (!base)
49 return -1;
50
1321e883
DP
51 switch (word_size) {
52 case 1: {
53 const u8 *cache = base;
54 return cache[idx];
55 }
56 case 2: {
57 const u16 *cache = base;
58 return cache[idx];
59 }
60 default:
a6ed0608
TI
61 WARN(1, "Invalid word_size %d\n", word_size);
62 break;
1321e883
DP
63 }
64 /* unreachable */
65 return -1;
66}
67
f90fb3f7 68int snd_soc_cache_init(struct snd_soc_codec *codec)
7a30a3db 69{
b012aa61 70 const struct snd_soc_codec_driver *codec_drv = codec->driver;
a94ed234
LPC
71 size_t reg_size;
72
73 reg_size = codec_drv->reg_cache_size * codec_drv->reg_word_size;
b012aa61 74
f90fb3f7
LPC
75 mutex_init(&codec->cache_rw_mutex);
76
77 dev_dbg(codec->dev, "ASoC: Initializing cache for %s codec\n",
78 codec->name);
79
b012aa61
LPC
80 if (codec_drv->reg_cache_default)
81 codec->reg_cache = kmemdup(codec_drv->reg_cache_default,
a94ed234 82 reg_size, GFP_KERNEL);
7a30a3db 83 else
a94ed234 84 codec->reg_cache = kzalloc(reg_size, GFP_KERNEL);
7a30a3db
DP
85 if (!codec->reg_cache)
86 return -ENOMEM;
87
88 return 0;
89}
90
7a30a3db
DP
91/*
92 * NOTE: keep in mind that this function might be called
93 * multiple times.
94 */
95int snd_soc_cache_exit(struct snd_soc_codec *codec)
96{
f90fb3f7
LPC
97 dev_dbg(codec->dev, "ASoC: Destroying cache for %s codec\n",
98 codec->name);
99 if (!codec->reg_cache)
100 return 0;
101 kfree(codec->reg_cache);
102 codec->reg_cache = NULL;
103 return 0;
7a30a3db
DP
104}
105
106/**
107 * snd_soc_cache_read: Fetch the value of a given register from the cache.
108 *
109 * @codec: CODEC to configure.
110 * @reg: The register index.
111 * @value: The value to be returned.
112 */
113int snd_soc_cache_read(struct snd_soc_codec *codec,
114 unsigned int reg, unsigned int *value)
115{
f90fb3f7
LPC
116 if (!value)
117 return -EINVAL;
7a30a3db
DP
118
119 mutex_lock(&codec->cache_rw_mutex);
f90fb3f7
LPC
120 *value = snd_soc_get_cache_val(codec->reg_cache, reg,
121 codec->driver->reg_word_size);
7a30a3db 122 mutex_unlock(&codec->cache_rw_mutex);
f90fb3f7
LPC
123
124 return 0;
7a30a3db
DP
125}
126EXPORT_SYMBOL_GPL(snd_soc_cache_read);
127
128/**
129 * snd_soc_cache_write: Set the value of a given register in the cache.
130 *
131 * @codec: CODEC to configure.
132 * @reg: The register index.
133 * @value: The new register value.
134 */
135int snd_soc_cache_write(struct snd_soc_codec *codec,
136 unsigned int reg, unsigned int value)
137{
f90fb3f7
LPC
138 mutex_lock(&codec->cache_rw_mutex);
139 snd_soc_set_cache_val(codec->reg_cache, reg, value,
140 codec->driver->reg_word_size);
141 mutex_unlock(&codec->cache_rw_mutex);
142
143 return 0;
144}
145EXPORT_SYMBOL_GPL(snd_soc_cache_write);
146
147static int snd_soc_flat_cache_sync(struct snd_soc_codec *codec)
148{
149 int i;
7a30a3db 150 int ret;
f90fb3f7
LPC
151 const struct snd_soc_codec_driver *codec_drv;
152 unsigned int val;
7a30a3db 153
f90fb3f7
LPC
154 codec_drv = codec->driver;
155 for (i = 0; i < codec_drv->reg_cache_size; ++i) {
156 ret = snd_soc_cache_read(codec, i, &val);
157 if (ret)
158 return ret;
159 if (codec_drv->reg_cache_default)
160 if (snd_soc_get_cache_val(codec_drv->reg_cache_default,
161 i, codec_drv->reg_word_size) == val)
162 continue;
7a30a3db 163
f90fb3f7 164 WARN_ON(!snd_soc_codec_writable_register(codec, i));
7a30a3db 165
f90fb3f7
LPC
166 ret = snd_soc_write(codec, i, val);
167 if (ret)
168 return ret;
169 dev_dbg(codec->dev, "ASoC: Synced register %#x, value = %#x\n",
170 i, val);
171 }
172 return 0;
7a30a3db 173}
7a30a3db
DP
174
175/**
176 * snd_soc_cache_sync: Sync the register cache with the hardware.
177 *
178 * @codec: CODEC to configure.
179 *
180 * Any registers that should not be synced should be marked as
181 * volatile. In general drivers can choose not to use the provided
182 * syncing functionality if they so require.
183 */
184int snd_soc_cache_sync(struct snd_soc_codec *codec)
185{
f90fb3f7 186 const char *name = "flat";
7a30a3db
DP
187 int ret;
188
f90fb3f7 189 if (!codec->cache_sync)
7a30a3db 190 return 0;
c358e640 191
f90fb3f7
LPC
192 dev_dbg(codec->dev, "ASoC: Syncing cache for %s codec\n",
193 codec->name);
46fdaa3b 194 trace_snd_soc_cache_sync(codec, name, "start");
f90fb3f7 195 ret = snd_soc_flat_cache_sync(codec);
46fdaa3b
DC
196 if (!ret)
197 codec->cache_sync = 0;
198 trace_snd_soc_cache_sync(codec, name, "end");
199 return ret;
7a30a3db
DP
200}
201EXPORT_SYMBOL_GPL(snd_soc_cache_sync);
This page took 0.186971 seconds and 5 git commands to generate.