projects / deliverable / linux.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
drm/i915/dp: do not write DP_TRAINING_PATTERN_SET all the time
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_sdvo.c
... / ...
CommitLineData
1/*
2 * Copyright 2006 Dave Airlie <airlied@linux.ie>
3 * Copyright © 2006-2007 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
24 *
25 * Authors:
26 * Eric Anholt <eric@anholt.net>
27 */
28#include <linux/i2c.h>
29#include <linux/slab.h>
30#include <linux/delay.h>
31#include <linux/export.h>
32#include <drm/drmP.h>
33#include <drm/drm_crtc.h>
34#include <drm/drm_edid.h>
35#include "intel_drv.h"
36#include <drm/i915_drm.h>
37#include "i915_drv.h"
38#include "intel_sdvo_regs.h"
39
40#define SDVO_TMDS_MASK (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_TMDS1)
41#define SDVO_RGB_MASK (SDVO_OUTPUT_RGB0 | SDVO_OUTPUT_RGB1)
42#define SDVO_LVDS_MASK (SDVO_OUTPUT_LVDS0 | SDVO_OUTPUT_LVDS1)
43#define SDVO_TV_MASK (SDVO_OUTPUT_CVBS0 | SDVO_OUTPUT_SVID0 | SDVO_OUTPUT_YPRPB0)
44
45#define SDVO_OUTPUT_MASK (SDVO_TMDS_MASK | SDVO_RGB_MASK | SDVO_LVDS_MASK |\
46 SDVO_TV_MASK)
47
48#define IS_TV(c) (c->output_flag & SDVO_TV_MASK)
49#define IS_TMDS(c) (c->output_flag & SDVO_TMDS_MASK)
50#define IS_LVDS(c) (c->output_flag & SDVO_LVDS_MASK)
51#define IS_TV_OR_LVDS(c) (c->output_flag & (SDVO_TV_MASK | SDVO_LVDS_MASK))
52#define IS_DIGITAL(c) (c->output_flag & (SDVO_TMDS_MASK | SDVO_LVDS_MASK))
53
54
55static const char *tv_format_names[] = {
56 "NTSC_M" , "NTSC_J" , "NTSC_443",
57 "PAL_B" , "PAL_D" , "PAL_G" ,
58 "PAL_H" , "PAL_I" , "PAL_M" ,
59 "PAL_N" , "PAL_NC" , "PAL_60" ,
60 "SECAM_B" , "SECAM_D" , "SECAM_G" ,
61 "SECAM_K" , "SECAM_K1", "SECAM_L" ,
62 "SECAM_60"
63};
64
65#define TV_FORMAT_NUM (sizeof(tv_format_names) / sizeof(*tv_format_names))
66
67struct intel_sdvo {
68 struct intel_encoder base;
69
70 struct i2c_adapter *i2c;
71 u8 slave_addr;
72
73 struct i2c_adapter ddc;
74
75 /* Register for the SDVO device: SDVOB or SDVOC */
76 uint32_t sdvo_reg;
77
78 /* Active outputs controlled by this SDVO output */
79 uint16_t controlled_output;
80
81 /*
82 * Capabilities of the SDVO device returned by
83 * intel_sdvo_get_capabilities()
84 */
85 struct intel_sdvo_caps caps;
86
87 /* Pixel clock limitations reported by the SDVO device, in kHz */
88 int pixel_clock_min, pixel_clock_max;
89
90 /*
91 * For multiple function SDVO device,
92 * this is for current attached outputs.
93 */
94 uint16_t attached_output;
95
96 /*
97 * Hotplug activation bits for this device
98 */
99 uint16_t hotplug_active;
100
101 /**
102 * This is used to select the color range of RBG outputs in HDMI mode.
103 * It is only valid when using TMDS encoding and 8 bit per color mode.
104 */
105 uint32_t color_range;
106 bool color_range_auto;
107
108 /**
109 * This is set if we're going to treat the device as TV-out.
110 *
111 * While we have these nice friendly flags for output types that ought
112 * to decide this for us, the S-Video output on our HDMI+S-Video card
113 * shows up as RGB1 (VGA).
114 */
115 bool is_tv;
116
117 /* On different gens SDVOB is at different places. */
118 bool is_sdvob;
119
120 /* This is for current tv format name */
121 int tv_format_index;
122
123 /**
124 * This is set if we treat the device as HDMI, instead of DVI.
125 */
126 bool is_hdmi;
127 bool has_hdmi_monitor;
128 bool has_hdmi_audio;
129 bool rgb_quant_range_selectable;
130
131 /**
132 * This is set if we detect output of sdvo device as LVDS and
133 * have a valid fixed mode to use with the panel.
134 */
135 bool is_lvds;
136
137 /**
138 * This is sdvo fixed pannel mode pointer
139 */
140 struct drm_display_mode *sdvo_lvds_fixed_mode;
141
142 /* DDC bus used by this SDVO encoder */
143 uint8_t ddc_bus;
144
145 /*
146 * the sdvo flag gets lost in round trip: dtd->adjusted_mode->dtd
147 */
148 uint8_t dtd_sdvo_flags;
149};
150
151struct intel_sdvo_connector {
152 struct intel_connector base;
153
154 /* Mark the type of connector */
155 uint16_t output_flag;
156
157 enum hdmi_force_audio force_audio;
158
159 /* This contains all current supported TV format */
160 u8 tv_format_supported[TV_FORMAT_NUM];
161 int format_supported_num;
162 struct drm_property *tv_format;
163
164 /* add the property for the SDVO-TV */
165 struct drm_property *left;
166 struct drm_property *right;
167 struct drm_property *top;
168 struct drm_property *bottom;
169 struct drm_property *hpos;
170 struct drm_property *vpos;
171 struct drm_property *contrast;
172 struct drm_property *saturation;
173 struct drm_property *hue;
174 struct drm_property *sharpness;
175 struct drm_property *flicker_filter;
176 struct drm_property *flicker_filter_adaptive;
177 struct drm_property *flicker_filter_2d;
178 struct drm_property *tv_chroma_filter;
179 struct drm_property *tv_luma_filter;
180 struct drm_property *dot_crawl;
181
182 /* add the property for the SDVO-TV/LVDS */
183 struct drm_property *brightness;
184
185 /* Add variable to record current setting for the above property */
186 u32 left_margin, right_margin, top_margin, bottom_margin;
187
188 /* this is to get the range of margin.*/
189 u32 max_hscan, max_vscan;
190 u32 max_hpos, cur_hpos;
191 u32 max_vpos, cur_vpos;
192 u32 cur_brightness, max_brightness;
193 u32 cur_contrast, max_contrast;
194 u32 cur_saturation, max_saturation;
195 u32 cur_hue, max_hue;
196 u32 cur_sharpness, max_sharpness;
197 u32 cur_flicker_filter, max_flicker_filter;
198 u32 cur_flicker_filter_adaptive, max_flicker_filter_adaptive;
199 u32 cur_flicker_filter_2d, max_flicker_filter_2d;
200 u32 cur_tv_chroma_filter, max_tv_chroma_filter;
201 u32 cur_tv_luma_filter, max_tv_luma_filter;
202 u32 cur_dot_crawl, max_dot_crawl;
203};
204
205static struct intel_sdvo *to_sdvo(struct intel_encoder *encoder)
206{
207 return container_of(encoder, struct intel_sdvo, base);
208}
209
210static struct intel_sdvo *intel_attached_sdvo(struct drm_connector *connector)
211{
212 return to_sdvo(intel_attached_encoder(connector));
213}
214
215static struct intel_sdvo_connector *to_intel_sdvo_connector(struct drm_connector *connector)
216{
217 return container_of(to_intel_connector(connector), struct intel_sdvo_connector, base);
218}
219
220static bool
221intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags);
222static bool
223intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
224 struct intel_sdvo_connector *intel_sdvo_connector,
225 int type);
226static bool
227intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
228 struct intel_sdvo_connector *intel_sdvo_connector);
229
230/**
231 * Writes the SDVOB or SDVOC with the given value, but always writes both
232 * SDVOB and SDVOC to work around apparent hardware issues (according to
233 * comments in the BIOS).
234 */
235static void intel_sdvo_write_sdvox(struct intel_sdvo *intel_sdvo, u32 val)
236{
237 struct drm_device *dev = intel_sdvo->base.base.dev;
238 struct drm_i915_private *dev_priv = dev->dev_private;
239 u32 bval = val, cval = val;
240 int i;
241
242 if (intel_sdvo->sdvo_reg == PCH_SDVOB) {
243 I915_WRITE(intel_sdvo->sdvo_reg, val);
244 I915_READ(intel_sdvo->sdvo_reg);
245 return;
246 }
247
248 if (intel_sdvo->sdvo_reg == GEN3_SDVOB)
249 cval = I915_READ(GEN3_SDVOC);
250 else
251 bval = I915_READ(GEN3_SDVOB);
252
253 /*
254 * Write the registers twice for luck. Sometimes,
255 * writing them only once doesn't appear to 'stick'.
256 * The BIOS does this too. Yay, magic
257 */
258 for (i = 0; i < 2; i++)
259 {
260 I915_WRITE(GEN3_SDVOB, bval);
261 I915_READ(GEN3_SDVOB);
262 I915_WRITE(GEN3_SDVOC, cval);
263 I915_READ(GEN3_SDVOC);
264 }
265}
266
267static bool intel_sdvo_read_byte(struct intel_sdvo *intel_sdvo, u8 addr, u8 *ch)
268{
269 struct i2c_msg msgs[] = {
270 {
271 .addr = intel_sdvo->slave_addr,
272 .flags = 0,
273 .len = 1,
274 .buf = &addr,
275 },
276 {
277 .addr = intel_sdvo->slave_addr,
278 .flags = I2C_M_RD,
279 .len = 1,
280 .buf = ch,
281 }
282 };
283 int ret;
284
285 if ((ret = i2c_transfer(intel_sdvo->i2c, msgs, 2)) == 2)
286 return true;
287
288 DRM_DEBUG_KMS("i2c transfer returned %d\n", ret);
289 return false;
290}
291
292#define SDVO_CMD_NAME_ENTRY(cmd) {cmd, #cmd}
293/** Mapping of command numbers to names, for debug output */
294static const struct _sdvo_cmd_name {
295 u8 cmd;
296 const char *name;
297} sdvo_cmd_names[] = {
298 SDVO_CMD_NAME_ENTRY(SDVO_CMD_RESET),
299 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DEVICE_CAPS),
300 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FIRMWARE_REV),
301 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TRAINED_INPUTS),
302 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_OUTPUTS),
303 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_OUTPUTS),
304 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_IN_OUT_MAP),
305 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_IN_OUT_MAP),
306 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ATTACHED_DISPLAYS),
307 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HOT_PLUG_SUPPORT),
308 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_HOT_PLUG),
309 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_HOT_PLUG),
310 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE),
311 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_INPUT),
312 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_OUTPUT),
313 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART1),
314 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART2),
315 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
316 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART2),
317 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
318 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART1),
319 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART2),
320 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART1),
321 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART2),
322 SDVO_CMD_NAME_ENTRY(SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING),
323 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1),
324 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2),
325 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE),
326 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE),
327 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS),
328 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CLOCK_RATE_MULT),
329 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CLOCK_RATE_MULT),
330 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_TV_FORMATS),
331 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_FORMAT),
332 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_FORMAT),
333 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_POWER_STATES),
334 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_POWER_STATE),
335 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODER_POWER_STATE),
336 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DISPLAY_POWER_STATE),
337 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTROL_BUS_SWITCH),
338 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT),
339 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT),
340 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS),
341
342 /* Add the op code for SDVO enhancements */
343 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HPOS),
344 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HPOS),
345 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HPOS),
346 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_VPOS),
347 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_VPOS),
348 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_VPOS),
349 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SATURATION),
350 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SATURATION),
351 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SATURATION),
352 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HUE),
353 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HUE),
354 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HUE),
355 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_CONTRAST),
356 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CONTRAST),
357 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTRAST),
358 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_BRIGHTNESS),
359 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_BRIGHTNESS),
360 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_BRIGHTNESS),
361 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_H),
362 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_H),
363 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_H),
364 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_V),
365 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_V),
366 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_V),
367 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER),
368 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER),
369 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER),
370 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE),
371 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE),
372 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE),
373 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_2D),
374 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_2D),
375 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_2D),
376 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SHARPNESS),
377 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SHARPNESS),
378 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SHARPNESS),
379 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DOT_CRAWL),
380 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DOT_CRAWL),
381 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_CHROMA_FILTER),
382 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_CHROMA_FILTER),
383 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_CHROMA_FILTER),
384 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_LUMA_FILTER),
385 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_LUMA_FILTER),
386 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_LUMA_FILTER),
387
388 /* HDMI op code */
389 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPP_ENCODE),
390 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ENCODE),
391 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODE),
392 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_PIXEL_REPLI),
393 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PIXEL_REPLI),
394 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY_CAP),
395 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_COLORIMETRY),
396 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY),
397 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER),
398 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_AUDIO_STAT),
399 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_STAT),
400 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INDEX),
401 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_INDEX),
402 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INFO),
403 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_AV_SPLIT),
404 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_AV_SPLIT),
405 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_TXRATE),
406 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_TXRATE),
407 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_DATA),
408 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_DATA),
409};
410
411#define SDVO_NAME(svdo) ((svdo)->is_sdvob ? "SDVOB" : "SDVOC")
412
413static void intel_sdvo_debug_write(struct intel_sdvo *intel_sdvo, u8 cmd,
414 const void *args, int args_len)
415{
416 int i;
417
418 DRM_DEBUG_KMS("%s: W: %02X ",
419 SDVO_NAME(intel_sdvo), cmd);
420 for (i = 0; i < args_len; i++)
421 DRM_LOG_KMS("%02X ", ((u8 *)args)[i]);
422 for (; i < 8; i++)
423 DRM_LOG_KMS(" ");
424 for (i = 0; i < ARRAY_SIZE(sdvo_cmd_names); i++) {
425 if (cmd == sdvo_cmd_names[i].cmd) {
426 DRM_LOG_KMS("(%s)", sdvo_cmd_names[i].name);
427 break;
428 }
429 }
430 if (i == ARRAY_SIZE(sdvo_cmd_names))
431 DRM_LOG_KMS("(%02X)", cmd);
432 DRM_LOG_KMS("\n");
433}
434
435static const char *cmd_status_names[] = {
436 "Power on",
437 "Success",
438 "Not supported",
439 "Invalid arg",
440 "Pending",
441 "Target not specified",
442 "Scaling not supported"
443};
444
445static bool intel_sdvo_write_cmd(struct intel_sdvo *intel_sdvo, u8 cmd,
446 const void *args, int args_len)
447{
448 u8 *buf, status;
449 struct i2c_msg *msgs;
450 int i, ret = true;
451
452 /* Would be simpler to allocate both in one go ? */
453 buf = kzalloc(args_len * 2 + 2, GFP_KERNEL);
454 if (!buf)
455 return false;
456
457 msgs = kcalloc(args_len + 3, sizeof(*msgs), GFP_KERNEL);
458 if (!msgs) {
459 kfree(buf);
460 return false;
461 }
462
463 intel_sdvo_debug_write(intel_sdvo, cmd, args, args_len);
464
465 for (i = 0; i < args_len; i++) {
466 msgs[i].addr = intel_sdvo->slave_addr;
467 msgs[i].flags = 0;
468 msgs[i].len = 2;
469 msgs[i].buf = buf + 2 *i;
470 buf[2*i + 0] = SDVO_I2C_ARG_0 - i;
471 buf[2*i + 1] = ((u8*)args)[i];
472 }
473 msgs[i].addr = intel_sdvo->slave_addr;
474 msgs[i].flags = 0;
475 msgs[i].len = 2;
476 msgs[i].buf = buf + 2*i;
477 buf[2*i + 0] = SDVO_I2C_OPCODE;
478 buf[2*i + 1] = cmd;
479
480 /* the following two are to read the response */
481 status = SDVO_I2C_CMD_STATUS;
482 msgs[i+1].addr = intel_sdvo->slave_addr;
483 msgs[i+1].flags = 0;
484 msgs[i+1].len = 1;
485 msgs[i+1].buf = &status;
486
487 msgs[i+2].addr = intel_sdvo->slave_addr;
488 msgs[i+2].flags = I2C_M_RD;
489 msgs[i+2].len = 1;
490 msgs[i+2].buf = &status;
491
492 ret = i2c_transfer(intel_sdvo->i2c, msgs, i+3);
493 if (ret < 0) {
494 DRM_DEBUG_KMS("I2c transfer returned %d\n", ret);
495 ret = false;
496 goto out;
497 }
498 if (ret != i+3) {
499 /* failure in I2C transfer */
500 DRM_DEBUG_KMS("I2c transfer returned %d/%d\n", ret, i+3);
501 ret = false;
502 }
503
504out:
505 kfree(msgs);
506 kfree(buf);
507 return ret;
508}
509
510static bool intel_sdvo_read_response(struct intel_sdvo *intel_sdvo,
511 void *response, int response_len)
512{
513 u8 retry = 15; /* 5 quick checks, followed by 10 long checks */
514 u8 status;
515 int i;
516
517 DRM_DEBUG_KMS("%s: R: ", SDVO_NAME(intel_sdvo));
518
519 /*
520 * The documentation states that all commands will be
521 * processed within 15µs, and that we need only poll
522 * the status byte a maximum of 3 times in order for the
523 * command to be complete.
524 *
525 * Check 5 times in case the hardware failed to read the docs.
526 *
527 * Also beware that the first response by many devices is to
528 * reply PENDING and stall for time. TVs are notorious for
529 * requiring longer than specified to complete their replies.
530 * Originally (in the DDX long ago), the delay was only ever 15ms
531 * with an additional delay of 30ms applied for TVs added later after
532 * many experiments. To accommodate both sets of delays, we do a
533 * sequence of slow checks if the device is falling behind and fails
534 * to reply within 5*15µs.
535 */
536 if (!intel_sdvo_read_byte(intel_sdvo,
537 SDVO_I2C_CMD_STATUS,
538 &status))
539 goto log_fail;
540
541 while ((status == SDVO_CMD_STATUS_PENDING ||
542 status == SDVO_CMD_STATUS_TARGET_NOT_SPECIFIED) && --retry) {
543 if (retry < 10)
544 msleep(15);
545 else
546 udelay(15);
547
548 if (!intel_sdvo_read_byte(intel_sdvo,
549 SDVO_I2C_CMD_STATUS,
550 &status))
551 goto log_fail;
552 }
553
554 if (status <= SDVO_CMD_STATUS_SCALING_NOT_SUPP)
555 DRM_LOG_KMS("(%s)", cmd_status_names[status]);
556 else
557 DRM_LOG_KMS("(??? %d)", status);
558
559 if (status != SDVO_CMD_STATUS_SUCCESS)
560 goto log_fail;
561
562 /* Read the command response */
563 for (i = 0; i < response_len; i++) {
564 if (!intel_sdvo_read_byte(intel_sdvo,
565 SDVO_I2C_RETURN_0 + i,
566 &((u8 *)response)[i]))
567 goto log_fail;
568 DRM_LOG_KMS(" %02X", ((u8 *)response)[i]);
569 }
570 DRM_LOG_KMS("\n");
571 return true;
572
573log_fail:
574 DRM_LOG_KMS("... failed\n");
575 return false;
576}
577
578static int intel_sdvo_get_pixel_multiplier(struct drm_display_mode *mode)
579{
580 if (mode->clock >= 100000)
581 return 1;
582 else if (mode->clock >= 50000)
583 return 2;
584 else
585 return 4;
586}
587
588static bool intel_sdvo_set_control_bus_switch(struct intel_sdvo *intel_sdvo,
589 u8 ddc_bus)
590{
591 /* This must be the immediately preceding write before the i2c xfer */
592 return intel_sdvo_write_cmd(intel_sdvo,
593 SDVO_CMD_SET_CONTROL_BUS_SWITCH,
594 &ddc_bus, 1);
595}
596
597static bool intel_sdvo_set_value(struct intel_sdvo *intel_sdvo, u8 cmd, const void *data, int len)
598{
599 if (!intel_sdvo_write_cmd(intel_sdvo, cmd, data, len))
600 return false;
601
602 return intel_sdvo_read_response(intel_sdvo, NULL, 0);
603}
604
605static bool
606intel_sdvo_get_value(struct intel_sdvo *intel_sdvo, u8 cmd, void *value, int len)
607{
608 if (!intel_sdvo_write_cmd(intel_sdvo, cmd, NULL, 0))
609 return false;
610
611 return intel_sdvo_read_response(intel_sdvo, value, len);
612}
613
614static bool intel_sdvo_set_target_input(struct intel_sdvo *intel_sdvo)
615{
616 struct intel_sdvo_set_target_input_args targets = {0};
617 return intel_sdvo_set_value(intel_sdvo,
618 SDVO_CMD_SET_TARGET_INPUT,
619 &targets, sizeof(targets));
620}
621
622/**
623 * Return whether each input is trained.
624 *
625 * This function is making an assumption about the layout of the response,
626 * which should be checked against the docs.
627 */
628static bool intel_sdvo_get_trained_inputs(struct intel_sdvo *intel_sdvo, bool *input_1, bool *input_2)
629{
630 struct intel_sdvo_get_trained_inputs_response response;
631
632 BUILD_BUG_ON(sizeof(response) != 1);
633 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_TRAINED_INPUTS,
634 &response, sizeof(response)))
635 return false;
636
637 *input_1 = response.input0_trained;
638 *input_2 = response.input1_trained;
639 return true;
640}
641
642static bool intel_sdvo_set_active_outputs(struct intel_sdvo *intel_sdvo,
643 u16 outputs)
644{
645 return intel_sdvo_set_value(intel_sdvo,
646 SDVO_CMD_SET_ACTIVE_OUTPUTS,
647 &outputs, sizeof(outputs));
648}
649
650static bool intel_sdvo_get_active_outputs(struct intel_sdvo *intel_sdvo,
651 u16 *outputs)
652{
653 return intel_sdvo_get_value(intel_sdvo,
654 SDVO_CMD_GET_ACTIVE_OUTPUTS,
655 outputs, sizeof(*outputs));
656}
657
658static bool intel_sdvo_set_encoder_power_state(struct intel_sdvo *intel_sdvo,
659 int mode)
660{
661 u8 state = SDVO_ENCODER_STATE_ON;
662
663 switch (mode) {
664 case DRM_MODE_DPMS_ON:
665 state = SDVO_ENCODER_STATE_ON;
666 break;
667 case DRM_MODE_DPMS_STANDBY:
668 state = SDVO_ENCODER_STATE_STANDBY;
669 break;
670 case DRM_MODE_DPMS_SUSPEND:
671 state = SDVO_ENCODER_STATE_SUSPEND;
672 break;
673 case DRM_MODE_DPMS_OFF:
674 state = SDVO_ENCODER_STATE_OFF;
675 break;
676 }
677
678 return intel_sdvo_set_value(intel_sdvo,
679 SDVO_CMD_SET_ENCODER_POWER_STATE, &state, sizeof(state));
680}
681
682static bool intel_sdvo_get_input_pixel_clock_range(struct intel_sdvo *intel_sdvo,
683 int *clock_min,
684 int *clock_max)
685{
686 struct intel_sdvo_pixel_clock_range clocks;
687
688 BUILD_BUG_ON(sizeof(clocks) != 4);
689 if (!intel_sdvo_get_value(intel_sdvo,
690 SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE,
691 &clocks, sizeof(clocks)))
692 return false;
693
694 /* Convert the values from units of 10 kHz to kHz. */
695 *clock_min = clocks.min * 10;
696 *clock_max = clocks.max * 10;
697 return true;
698}
699
700static bool intel_sdvo_set_target_output(struct intel_sdvo *intel_sdvo,
701 u16 outputs)
702{
703 return intel_sdvo_set_value(intel_sdvo,
704 SDVO_CMD_SET_TARGET_OUTPUT,
705 &outputs, sizeof(outputs));
706}
707
708static bool intel_sdvo_set_timing(struct intel_sdvo *intel_sdvo, u8 cmd,
709 struct intel_sdvo_dtd *dtd)
710{
711 return intel_sdvo_set_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
712 intel_sdvo_set_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
713}
714
715static bool intel_sdvo_get_timing(struct intel_sdvo *intel_sdvo, u8 cmd,
716 struct intel_sdvo_dtd *dtd)
717{
718 return intel_sdvo_get_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
719 intel_sdvo_get_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
720}
721
722static bool intel_sdvo_set_input_timing(struct intel_sdvo *intel_sdvo,
723 struct intel_sdvo_dtd *dtd)
724{
725 return intel_sdvo_set_timing(intel_sdvo,
726 SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd);
727}
728
729static bool intel_sdvo_set_output_timing(struct intel_sdvo *intel_sdvo,
730 struct intel_sdvo_dtd *dtd)
731{
732 return intel_sdvo_set_timing(intel_sdvo,
733 SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd);
734}
735
736static bool intel_sdvo_get_input_timing(struct intel_sdvo *intel_sdvo,
737 struct intel_sdvo_dtd *dtd)
738{
739 return intel_sdvo_get_timing(intel_sdvo,
740 SDVO_CMD_GET_INPUT_TIMINGS_PART1, dtd);
741}
742
743static bool
744intel_sdvo_create_preferred_input_timing(struct intel_sdvo *intel_sdvo,
745 uint16_t clock,
746 uint16_t width,
747 uint16_t height)
748{
749 struct intel_sdvo_preferred_input_timing_args args;
750
751 memset(&args, 0, sizeof(args));
752 args.clock = clock;
753 args.width = width;
754 args.height = height;
755 args.interlace = 0;
756
757 if (intel_sdvo->is_lvds &&
758 (intel_sdvo->sdvo_lvds_fixed_mode->hdisplay != width ||
759 intel_sdvo->sdvo_lvds_fixed_mode->vdisplay != height))
760 args.scaled = 1;
761
762 return intel_sdvo_set_value(intel_sdvo,
763 SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING,
764 &args, sizeof(args));
765}
766
767static bool intel_sdvo_get_preferred_input_timing(struct intel_sdvo *intel_sdvo,
768 struct intel_sdvo_dtd *dtd)
769{
770 BUILD_BUG_ON(sizeof(dtd->part1) != 8);
771 BUILD_BUG_ON(sizeof(dtd->part2) != 8);
772 return intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1,
773 &dtd->part1, sizeof(dtd->part1)) &&
774 intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2,
775 &dtd->part2, sizeof(dtd->part2));
776}
777
778static bool intel_sdvo_set_clock_rate_mult(struct intel_sdvo *intel_sdvo, u8 val)
779{
780 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_CLOCK_RATE_MULT, &val, 1);
781}
782
783static void intel_sdvo_get_dtd_from_mode(struct intel_sdvo_dtd *dtd,
784 const struct drm_display_mode *mode)
785{
786 uint16_t width, height;
787 uint16_t h_blank_len, h_sync_len, v_blank_len, v_sync_len;
788 uint16_t h_sync_offset, v_sync_offset;
789 int mode_clock;
790
791 memset(dtd, 0, sizeof(*dtd));
792
793 width = mode->hdisplay;
794 height = mode->vdisplay;
795
796 /* do some mode translations */
797 h_blank_len = mode->htotal - mode->hdisplay;
798 h_sync_len = mode->hsync_end - mode->hsync_start;
799
800 v_blank_len = mode->vtotal - mode->vdisplay;
801 v_sync_len = mode->vsync_end - mode->vsync_start;
802
803 h_sync_offset = mode->hsync_start - mode->hdisplay;
804 v_sync_offset = mode->vsync_start - mode->vdisplay;
805
806 mode_clock = mode->clock;
807 mode_clock /= 10;
808 dtd->part1.clock = mode_clock;
809
810 dtd->part1.h_active = width & 0xff;
811 dtd->part1.h_blank = h_blank_len & 0xff;
812 dtd->part1.h_high = (((width >> 8) & 0xf) << 4) |
813 ((h_blank_len >> 8) & 0xf);
814 dtd->part1.v_active = height & 0xff;
815 dtd->part1.v_blank = v_blank_len & 0xff;
816 dtd->part1.v_high = (((height >> 8) & 0xf) << 4) |
817 ((v_blank_len >> 8) & 0xf);
818
819 dtd->part2.h_sync_off = h_sync_offset & 0xff;
820 dtd->part2.h_sync_width = h_sync_len & 0xff;
821 dtd->part2.v_sync_off_width = (v_sync_offset & 0xf) << 4 |
822 (v_sync_len & 0xf);
823 dtd->part2.sync_off_width_high = ((h_sync_offset & 0x300) >> 2) |
824 ((h_sync_len & 0x300) >> 4) | ((v_sync_offset & 0x30) >> 2) |
825 ((v_sync_len & 0x30) >> 4);
826
827 dtd->part2.dtd_flags = 0x18;
828 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
829 dtd->part2.dtd_flags |= DTD_FLAG_INTERLACE;
830 if (mode->flags & DRM_MODE_FLAG_PHSYNC)
831 dtd->part2.dtd_flags |= DTD_FLAG_HSYNC_POSITIVE;
832 if (mode->flags & DRM_MODE_FLAG_PVSYNC)
833 dtd->part2.dtd_flags |= DTD_FLAG_VSYNC_POSITIVE;
834
835 dtd->part2.v_sync_off_high = v_sync_offset & 0xc0;
836}
837
838static void intel_sdvo_get_mode_from_dtd(struct drm_display_mode *pmode,
839 const struct intel_sdvo_dtd *dtd)
840{
841 struct drm_display_mode mode = {};
842
843 mode.hdisplay = dtd->part1.h_active;
844 mode.hdisplay += ((dtd->part1.h_high >> 4) & 0x0f) << 8;
845 mode.hsync_start = mode.hdisplay + dtd->part2.h_sync_off;
846 mode.hsync_start += (dtd->part2.sync_off_width_high & 0xc0) << 2;
847 mode.hsync_end = mode.hsync_start + dtd->part2.h_sync_width;
848 mode.hsync_end += (dtd->part2.sync_off_width_high & 0x30) << 4;
849 mode.htotal = mode.hdisplay + dtd->part1.h_blank;
850 mode.htotal += (dtd->part1.h_high & 0xf) << 8;
851
852 mode.vdisplay = dtd->part1.v_active;
853 mode.vdisplay += ((dtd->part1.v_high >> 4) & 0x0f) << 8;
854 mode.vsync_start = mode.vdisplay;
855 mode.vsync_start += (dtd->part2.v_sync_off_width >> 4) & 0xf;
856 mode.vsync_start += (dtd->part2.sync_off_width_high & 0x0c) << 2;
857 mode.vsync_start += dtd->part2.v_sync_off_high & 0xc0;
858 mode.vsync_end = mode.vsync_start +
859 (dtd->part2.v_sync_off_width & 0xf);
860 mode.vsync_end += (dtd->part2.sync_off_width_high & 0x3) << 4;
861 mode.vtotal = mode.vdisplay + dtd->part1.v_blank;
862 mode.vtotal += (dtd->part1.v_high & 0xf) << 8;
863
864 mode.clock = dtd->part1.clock * 10;
865
866 if (dtd->part2.dtd_flags & DTD_FLAG_INTERLACE)
867 mode.flags |= DRM_MODE_FLAG_INTERLACE;
868 if (dtd->part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE)
869 mode.flags |= DRM_MODE_FLAG_PHSYNC;
870 else
871 mode.flags |= DRM_MODE_FLAG_NHSYNC;
872 if (dtd->part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE)
873 mode.flags |= DRM_MODE_FLAG_PVSYNC;
874 else
875 mode.flags |= DRM_MODE_FLAG_NVSYNC;
876
877 drm_mode_set_crtcinfo(&mode, 0);
878
879 drm_mode_copy(pmode, &mode);
880}
881
882static bool intel_sdvo_check_supp_encode(struct intel_sdvo *intel_sdvo)
883{
884 struct intel_sdvo_encode encode;
885
886 BUILD_BUG_ON(sizeof(encode) != 2);
887 return intel_sdvo_get_value(intel_sdvo,
888 SDVO_CMD_GET_SUPP_ENCODE,
889 &encode, sizeof(encode));
890}
891
892static bool intel_sdvo_set_encode(struct intel_sdvo *intel_sdvo,
893 uint8_t mode)
894{
895 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_ENCODE, &mode, 1);
896}
897
898static bool intel_sdvo_set_colorimetry(struct intel_sdvo *intel_sdvo,
899 uint8_t mode)
900{
901 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_COLORIMETRY, &mode, 1);
902}
903
904#if 0
905static void intel_sdvo_dump_hdmi_buf(struct intel_sdvo *intel_sdvo)
906{
907 int i, j;
908 uint8_t set_buf_index[2];
909 uint8_t av_split;
910 uint8_t buf_size;
911 uint8_t buf[48];
912 uint8_t *pos;
913
914 intel_sdvo_get_value(encoder, SDVO_CMD_GET_HBUF_AV_SPLIT, &av_split, 1);
915
916 for (i = 0; i <= av_split; i++) {
917 set_buf_index[0] = i; set_buf_index[1] = 0;
918 intel_sdvo_write_cmd(encoder, SDVO_CMD_SET_HBUF_INDEX,
919 set_buf_index, 2);
920 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_INFO, NULL, 0);
921 intel_sdvo_read_response(encoder, &buf_size, 1);
922
923 pos = buf;
924 for (j = 0; j <= buf_size; j += 8) {
925 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_DATA,
926 NULL, 0);
927 intel_sdvo_read_response(encoder, pos, 8);
928 pos += 8;
929 }
930 }
931}
932#endif
933
934static bool intel_sdvo_write_infoframe(struct intel_sdvo *intel_sdvo,
935 unsigned if_index, uint8_t tx_rate,
936 uint8_t *data, unsigned length)
937{
938 uint8_t set_buf_index[2] = { if_index, 0 };
939 uint8_t hbuf_size, tmp[8];
940 int i;
941
942 if (!intel_sdvo_set_value(intel_sdvo,
943 SDVO_CMD_SET_HBUF_INDEX,
944 set_buf_index, 2))
945 return false;
946
947 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HBUF_INFO,
948 &hbuf_size, 1))
949 return false;
950
951 /* Buffer size is 0 based, hooray! */
952 hbuf_size++;
953
954 DRM_DEBUG_KMS("writing sdvo hbuf: %i, hbuf_size %i, hbuf_size: %i\n",
955 if_index, length, hbuf_size);
956
957 for (i = 0; i < hbuf_size; i += 8) {
958 memset(tmp, 0, 8);
959 if (i < length)
960 memcpy(tmp, data + i, min_t(unsigned, 8, length - i));
961
962 if (!intel_sdvo_set_value(intel_sdvo,
963 SDVO_CMD_SET_HBUF_DATA,
964 tmp, 8))
965 return false;
966 }
967
968 return intel_sdvo_set_value(intel_sdvo,
969 SDVO_CMD_SET_HBUF_TXRATE,
970 &tx_rate, 1);
971}
972
973static bool intel_sdvo_set_avi_infoframe(struct intel_sdvo *intel_sdvo,
974 const struct drm_display_mode *adjusted_mode)
975{
976 uint8_t sdvo_data[HDMI_INFOFRAME_SIZE(AVI)];
977 struct drm_crtc *crtc = intel_sdvo->base.base.crtc;
978 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
979 union hdmi_infoframe frame;
980 int ret;
981 ssize_t len;
982
983 ret = drm_hdmi_avi_infoframe_from_display_mode(&frame.avi,
984 adjusted_mode);
985 if (ret < 0) {
986 DRM_ERROR("couldn't fill AVI infoframe\n");
987 return false;
988 }
989
990 if (intel_sdvo->rgb_quant_range_selectable) {
991 if (intel_crtc->config.limited_color_range)
992 frame.avi.quantization_range =
993 HDMI_QUANTIZATION_RANGE_LIMITED;
994 else
995 frame.avi.quantization_range =
996 HDMI_QUANTIZATION_RANGE_FULL;
997 }
998
999 len = hdmi_infoframe_pack(&frame, sdvo_data, sizeof(sdvo_data));
1000 if (len < 0)
1001 return false;
1002
1003 return intel_sdvo_write_infoframe(intel_sdvo, SDVO_HBUF_INDEX_AVI_IF,
1004 SDVO_HBUF_TX_VSYNC,
1005 sdvo_data, sizeof(sdvo_data));
1006}
1007
1008static bool intel_sdvo_set_tv_format(struct intel_sdvo *intel_sdvo)
1009{
1010 struct intel_sdvo_tv_format format;
1011 uint32_t format_map;
1012
1013 format_map = 1 << intel_sdvo->tv_format_index;
1014 memset(&format, 0, sizeof(format));
1015 memcpy(&format, &format_map, min(sizeof(format), sizeof(format_map)));
1016
1017 BUILD_BUG_ON(sizeof(format) != 6);
1018 return intel_sdvo_set_value(intel_sdvo,
1019 SDVO_CMD_SET_TV_FORMAT,
1020 &format, sizeof(format));
1021}
1022
1023static bool
1024intel_sdvo_set_output_timings_from_mode(struct intel_sdvo *intel_sdvo,
1025 const struct drm_display_mode *mode)
1026{
1027 struct intel_sdvo_dtd output_dtd;
1028
1029 if (!intel_sdvo_set_target_output(intel_sdvo,
1030 intel_sdvo->attached_output))
1031 return false;
1032
1033 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
1034 if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
1035 return false;
1036
1037 return true;
1038}
1039
1040/* Asks the sdvo controller for the preferred input mode given the output mode.
1041 * Unfortunately we have to set up the full output mode to do that. */
1042static bool
1043intel_sdvo_get_preferred_input_mode(struct intel_sdvo *intel_sdvo,
1044 const struct drm_display_mode *mode,
1045 struct drm_display_mode *adjusted_mode)
1046{
1047 struct intel_sdvo_dtd input_dtd;
1048
1049 /* Reset the input timing to the screen. Assume always input 0. */
1050 if (!intel_sdvo_set_target_input(intel_sdvo))
1051 return false;
1052
1053 if (!intel_sdvo_create_preferred_input_timing(intel_sdvo,
1054 mode->clock / 10,
1055 mode->hdisplay,
1056 mode->vdisplay))
1057 return false;
1058
1059 if (!intel_sdvo_get_preferred_input_timing(intel_sdvo,
1060 &input_dtd))
1061 return false;
1062
1063 intel_sdvo_get_mode_from_dtd(adjusted_mode, &input_dtd);
1064 intel_sdvo->dtd_sdvo_flags = input_dtd.part2.sdvo_flags;
1065
1066 return true;
1067}
1068
1069static void i9xx_adjust_sdvo_tv_clock(struct intel_crtc_config *pipe_config)
1070{
1071 unsigned dotclock = pipe_config->port_clock;
1072 struct dpll *clock = &pipe_config->dpll;
1073
1074 /* SDVO TV has fixed PLL values depend on its clock range,
1075 this mirrors vbios setting. */
1076 if (dotclock >= 100000 && dotclock < 140500) {
1077 clock->p1 = 2;
1078 clock->p2 = 10;
1079 clock->n = 3;
1080 clock->m1 = 16;
1081 clock->m2 = 8;
1082 } else if (dotclock >= 140500 && dotclock <= 200000) {
1083 clock->p1 = 1;
1084 clock->p2 = 10;
1085 clock->n = 6;
1086 clock->m1 = 12;
1087 clock->m2 = 8;
1088 } else {
1089 WARN(1, "SDVO TV clock out of range: %i\n", dotclock);
1090 }
1091
1092 pipe_config->clock_set = true;
1093}
1094
1095static bool intel_sdvo_compute_config(struct intel_encoder *encoder,
1096 struct intel_crtc_config *pipe_config)
1097{
1098 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
1099 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
1100 struct drm_display_mode *mode = &pipe_config->requested_mode;
1101
1102 DRM_DEBUG_KMS("forcing bpc to 8 for SDVO\n");
1103 pipe_config->pipe_bpp = 8*3;
1104
1105 if (HAS_PCH_SPLIT(encoder->base.dev))
1106 pipe_config->has_pch_encoder = true;
1107
1108 /* We need to construct preferred input timings based on our
1109 * output timings. To do that, we have to set the output
1110 * timings, even though this isn't really the right place in
1111 * the sequence to do it. Oh well.
1112 */
1113 if (intel_sdvo->is_tv) {
1114 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo, mode))
1115 return false;
1116
1117 (void) intel_sdvo_get_preferred_input_mode(intel_sdvo,
1118 mode,
1119 adjusted_mode);
1120 pipe_config->sdvo_tv_clock = true;
1121 } else if (intel_sdvo->is_lvds) {
1122 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo,
1123 intel_sdvo->sdvo_lvds_fixed_mode))
1124 return false;
1125
1126 (void) intel_sdvo_get_preferred_input_mode(intel_sdvo,
1127 mode,
1128 adjusted_mode);
1129 }
1130
1131 /* Make the CRTC code factor in the SDVO pixel multiplier. The
1132 * SDVO device will factor out the multiplier during mode_set.
1133 */
1134 pipe_config->pixel_multiplier =
1135 intel_sdvo_get_pixel_multiplier(adjusted_mode);
1136
1137 if (intel_sdvo->color_range_auto) {
1138 /* See CEA-861-E - 5.1 Default Encoding Parameters */
1139 /* FIXME: This bit is only valid when using TMDS encoding and 8
1140 * bit per color mode. */
1141 if (intel_sdvo->has_hdmi_monitor &&
1142 drm_match_cea_mode(adjusted_mode) > 1)
1143 intel_sdvo->color_range = HDMI_COLOR_RANGE_16_235;
1144 else
1145 intel_sdvo->color_range = 0;
1146 }
1147
1148 if (intel_sdvo->color_range)
1149 pipe_config->limited_color_range = true;
1150
1151 /* Clock computation needs to happen after pixel multiplier. */
1152 if (intel_sdvo->is_tv)
1153 i9xx_adjust_sdvo_tv_clock(pipe_config);
1154
1155 return true;
1156}
1157
1158static void intel_sdvo_mode_set(struct intel_encoder *intel_encoder)
1159{
1160 struct drm_device *dev = intel_encoder->base.dev;
1161 struct drm_i915_private *dev_priv = dev->dev_private;
1162 struct intel_crtc *crtc = to_intel_crtc(intel_encoder->base.crtc);
1163 struct drm_display_mode *adjusted_mode =
1164 &crtc->config.adjusted_mode;
1165 struct drm_display_mode *mode = &crtc->config.requested_mode;
1166 struct intel_sdvo *intel_sdvo = to_sdvo(intel_encoder);
1167 u32 sdvox;
1168 struct intel_sdvo_in_out_map in_out;
1169 struct intel_sdvo_dtd input_dtd, output_dtd;
1170 int rate;
1171
1172 if (!mode)
1173 return;
1174
1175 /* First, set the input mapping for the first input to our controlled
1176 * output. This is only correct if we're a single-input device, in
1177 * which case the first input is the output from the appropriate SDVO
1178 * channel on the motherboard. In a two-input device, the first input
1179 * will be SDVOB and the second SDVOC.
1180 */
1181 in_out.in0 = intel_sdvo->attached_output;
1182 in_out.in1 = 0;
1183
1184 intel_sdvo_set_value(intel_sdvo,
1185 SDVO_CMD_SET_IN_OUT_MAP,
1186 &in_out, sizeof(in_out));
1187
1188 /* Set the output timings to the screen */
1189 if (!intel_sdvo_set_target_output(intel_sdvo,
1190 intel_sdvo->attached_output))
1191 return;
1192
1193 /* lvds has a special fixed output timing. */
1194 if (intel_sdvo->is_lvds)
1195 intel_sdvo_get_dtd_from_mode(&output_dtd,
1196 intel_sdvo->sdvo_lvds_fixed_mode);
1197 else
1198 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
1199 if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
1200 DRM_INFO("Setting output timings on %s failed\n",
1201 SDVO_NAME(intel_sdvo));
1202
1203 /* Set the input timing to the screen. Assume always input 0. */
1204 if (!intel_sdvo_set_target_input(intel_sdvo))
1205 return;
1206
1207 if (intel_sdvo->has_hdmi_monitor) {
1208 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_HDMI);
1209 intel_sdvo_set_colorimetry(intel_sdvo,
1210 SDVO_COLORIMETRY_RGB256);
1211 intel_sdvo_set_avi_infoframe(intel_sdvo, adjusted_mode);
1212 } else
1213 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_DVI);
1214
1215 if (intel_sdvo->is_tv &&
1216 !intel_sdvo_set_tv_format(intel_sdvo))
1217 return;
1218
1219 intel_sdvo_get_dtd_from_mode(&input_dtd, adjusted_mode);
1220
1221 if (intel_sdvo->is_tv || intel_sdvo->is_lvds)
1222 input_dtd.part2.sdvo_flags = intel_sdvo->dtd_sdvo_flags;
1223 if (!intel_sdvo_set_input_timing(intel_sdvo, &input_dtd))
1224 DRM_INFO("Setting input timings on %s failed\n",
1225 SDVO_NAME(intel_sdvo));
1226
1227 switch (crtc->config.pixel_multiplier) {
1228 default:
1229 WARN(1, "unknown pixel mutlipler specified\n");
1230 case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break;
1231 case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break;
1232 case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break;
1233 }
1234 if (!intel_sdvo_set_clock_rate_mult(intel_sdvo, rate))
1235 return;
1236
1237 /* Set the SDVO control regs. */
1238 if (INTEL_INFO(dev)->gen >= 4) {
1239 /* The real mode polarity is set by the SDVO commands, using
1240 * struct intel_sdvo_dtd. */
1241 sdvox = SDVO_VSYNC_ACTIVE_HIGH | SDVO_HSYNC_ACTIVE_HIGH;
1242 if (!HAS_PCH_SPLIT(dev) && intel_sdvo->is_hdmi)
1243 sdvox |= intel_sdvo->color_range;
1244 if (INTEL_INFO(dev)->gen < 5)
1245 sdvox |= SDVO_BORDER_ENABLE;
1246 } else {
1247 sdvox = I915_READ(intel_sdvo->sdvo_reg);
1248 switch (intel_sdvo->sdvo_reg) {
1249 case GEN3_SDVOB:
1250 sdvox &= SDVOB_PRESERVE_MASK;
1251 break;
1252 case GEN3_SDVOC:
1253 sdvox &= SDVOC_PRESERVE_MASK;
1254 break;
1255 }
1256 sdvox |= (9 << 19) | SDVO_BORDER_ENABLE;
1257 }
1258
1259 if (INTEL_PCH_TYPE(dev) >= PCH_CPT)
1260 sdvox |= SDVO_PIPE_SEL_CPT(crtc->pipe);
1261 else
1262 sdvox |= SDVO_PIPE_SEL(crtc->pipe);
1263
1264 if (intel_sdvo->has_hdmi_audio)
1265 sdvox |= SDVO_AUDIO_ENABLE;
1266
1267 if (INTEL_INFO(dev)->gen >= 4) {
1268 /* done in crtc_mode_set as the dpll_md reg must be written early */
1269 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
1270 /* done in crtc_mode_set as it lives inside the dpll register */
1271 } else {
1272 sdvox |= (crtc->config.pixel_multiplier - 1)
1273 << SDVO_PORT_MULTIPLY_SHIFT;
1274 }
1275
1276 if (input_dtd.part2.sdvo_flags & SDVO_NEED_TO_STALL &&
1277 INTEL_INFO(dev)->gen < 5)
1278 sdvox |= SDVO_STALL_SELECT;
1279 intel_sdvo_write_sdvox(intel_sdvo, sdvox);
1280}
1281
1282static bool intel_sdvo_connector_get_hw_state(struct intel_connector *connector)
1283{
1284 struct intel_sdvo_connector *intel_sdvo_connector =
1285 to_intel_sdvo_connector(&connector->base);
1286 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(&connector->base);
1287 u16 active_outputs = 0;
1288
1289 intel_sdvo_get_active_outputs(intel_sdvo, &active_outputs);
1290
1291 if (active_outputs & intel_sdvo_connector->output_flag)
1292 return true;
1293 else
1294 return false;
1295}
1296
1297static bool intel_sdvo_get_hw_state(struct intel_encoder *encoder,
1298 enum pipe *pipe)
1299{
1300 struct drm_device *dev = encoder->base.dev;
1301 struct drm_i915_private *dev_priv = dev->dev_private;
1302 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
1303 u16 active_outputs = 0;
1304 u32 tmp;
1305
1306 tmp = I915_READ(intel_sdvo->sdvo_reg);
1307 intel_sdvo_get_active_outputs(intel_sdvo, &active_outputs);
1308
1309 if (!(tmp & SDVO_ENABLE) && (active_outputs == 0))
1310 return false;
1311
1312 if (HAS_PCH_CPT(dev))
1313 *pipe = PORT_TO_PIPE_CPT(tmp);
1314 else
1315 *pipe = PORT_TO_PIPE(tmp);
1316
1317 return true;
1318}
1319
1320static void intel_sdvo_get_config(struct intel_encoder *encoder,
1321 struct intel_crtc_config *pipe_config)
1322{
1323 struct drm_device *dev = encoder->base.dev;
1324 struct drm_i915_private *dev_priv = dev->dev_private;
1325 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
1326 struct intel_sdvo_dtd dtd;
1327 int encoder_pixel_multiplier = 0;
1328 int dotclock;
1329 u32 flags = 0, sdvox;
1330 u8 val;
1331 bool ret;
1332
1333 ret = intel_sdvo_get_input_timing(intel_sdvo, &dtd);
1334 if (!ret) {
1335 /* Some sdvo encoders are not spec compliant and don't
1336 * implement the mandatory get_timings function. */
1337 DRM_DEBUG_DRIVER("failed to retrieve SDVO DTD\n");
1338 pipe_config->quirks |= PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS;
1339 } else {
1340 if (dtd.part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE)
1341 flags |= DRM_MODE_FLAG_PHSYNC;
1342 else
1343 flags |= DRM_MODE_FLAG_NHSYNC;
1344
1345 if (dtd.part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE)
1346 flags |= DRM_MODE_FLAG_PVSYNC;
1347 else
1348 flags |= DRM_MODE_FLAG_NVSYNC;
1349 }
1350
1351 pipe_config->adjusted_mode.flags |= flags;
1352
1353 /*
1354 * pixel multiplier readout is tricky: Only on i915g/gm it is stored in
1355 * the sdvo port register, on all other platforms it is part of the dpll
1356 * state. Since the general pipe state readout happens before the
1357 * encoder->get_config we so already have a valid pixel multplier on all
1358 * other platfroms.
1359 */
1360 if (IS_I915G(dev) || IS_I915GM(dev)) {
1361 sdvox = I915_READ(intel_sdvo->sdvo_reg);
1362 pipe_config->pixel_multiplier =
1363 ((sdvox & SDVO_PORT_MULTIPLY_MASK)
1364 >> SDVO_PORT_MULTIPLY_SHIFT) + 1;
1365 }
1366
1367 dotclock = pipe_config->port_clock / pipe_config->pixel_multiplier;
1368
1369 if (HAS_PCH_SPLIT(dev))
1370 ironlake_check_encoder_dotclock(pipe_config, dotclock);
1371
1372 pipe_config->adjusted_mode.crtc_clock = dotclock;
1373
1374 /* Cross check the port pixel multiplier with the sdvo encoder state. */
1375 if (intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_CLOCK_RATE_MULT,
1376 &val, 1)) {
1377 switch (val) {
1378 case SDVO_CLOCK_RATE_MULT_1X:
1379 encoder_pixel_multiplier = 1;
1380 break;
1381 case SDVO_CLOCK_RATE_MULT_2X:
1382 encoder_pixel_multiplier = 2;
1383 break;
1384 case SDVO_CLOCK_RATE_MULT_4X:
1385 encoder_pixel_multiplier = 4;
1386 break;
1387 }
1388 }
1389
1390 WARN(encoder_pixel_multiplier != pipe_config->pixel_multiplier,
1391 "SDVO pixel multiplier mismatch, port: %i, encoder: %i\n",
1392 pipe_config->pixel_multiplier, encoder_pixel_multiplier);
1393}
1394
1395static void intel_disable_sdvo(struct intel_encoder *encoder)
1396{
1397 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
1398 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
1399 u32 temp;
1400
1401 intel_sdvo_set_active_outputs(intel_sdvo, 0);
1402 if (0)
1403 intel_sdvo_set_encoder_power_state(intel_sdvo,
1404 DRM_MODE_DPMS_OFF);
1405
1406 temp = I915_READ(intel_sdvo->sdvo_reg);
1407 if ((temp & SDVO_ENABLE) != 0) {
1408 /* HW workaround for IBX, we need to move the port to
1409 * transcoder A before disabling it. */
1410 if (HAS_PCH_IBX(encoder->base.dev)) {
1411 struct drm_crtc *crtc = encoder->base.crtc;
1412 int pipe = crtc ? to_intel_crtc(crtc)->pipe : -1;
1413
1414 if (temp & SDVO_PIPE_B_SELECT) {
1415 temp &= ~SDVO_PIPE_B_SELECT;
1416 I915_WRITE(intel_sdvo->sdvo_reg, temp);
1417 POSTING_READ(intel_sdvo->sdvo_reg);
1418
1419 /* Again we need to write this twice. */
1420 I915_WRITE(intel_sdvo->sdvo_reg, temp);
1421 POSTING_READ(intel_sdvo->sdvo_reg);
1422
1423 /* Transcoder selection bits only update
1424 * effectively on vblank. */
1425 if (crtc)
1426 intel_wait_for_vblank(encoder->base.dev, pipe);
1427 else
1428 msleep(50);
1429 }
1430 }
1431
1432 intel_sdvo_write_sdvox(intel_sdvo, temp & ~SDVO_ENABLE);
1433 }
1434}
1435
1436static void intel_enable_sdvo(struct intel_encoder *encoder)
1437{
1438 struct drm_device *dev = encoder->base.dev;
1439 struct drm_i915_private *dev_priv = dev->dev_private;
1440 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
1441 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
1442 u32 temp;
1443 bool input1, input2;
1444 int i;
1445 u8 status;
1446
1447 temp = I915_READ(intel_sdvo->sdvo_reg);
1448 if ((temp & SDVO_ENABLE) == 0) {
1449 /* HW workaround for IBX, we need to move the port
1450 * to transcoder A before disabling it, so restore it here. */
1451 if (HAS_PCH_IBX(dev))
1452 temp |= SDVO_PIPE_SEL(intel_crtc->pipe);
1453
1454 intel_sdvo_write_sdvox(intel_sdvo, temp | SDVO_ENABLE);
1455 }
1456 for (i = 0; i < 2; i++)
1457 intel_wait_for_vblank(dev, intel_crtc->pipe);
1458
1459 status = intel_sdvo_get_trained_inputs(intel_sdvo, &input1, &input2);
1460 /* Warn if the device reported failure to sync.
1461 * A lot of SDVO devices fail to notify of sync, but it's
1462 * a given it the status is a success, we succeeded.
1463 */
1464 if (status == SDVO_CMD_STATUS_SUCCESS && !input1) {
1465 DRM_DEBUG_KMS("First %s output reported failure to "
1466 "sync\n", SDVO_NAME(intel_sdvo));
1467 }
1468
1469 if (0)
1470 intel_sdvo_set_encoder_power_state(intel_sdvo,
1471 DRM_MODE_DPMS_ON);
1472 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
1473}
1474
1475/* Special dpms function to support cloning between dvo/sdvo/crt. */
1476static void intel_sdvo_dpms(struct drm_connector *connector, int mode)
1477{
1478 struct drm_crtc *crtc;
1479 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1480
1481 /* dvo supports only 2 dpms states. */
1482 if (mode != DRM_MODE_DPMS_ON)
1483 mode = DRM_MODE_DPMS_OFF;
1484
1485 if (mode == connector->dpms)
1486 return;
1487
1488 connector->dpms = mode;
1489
1490 /* Only need to change hw state when actually enabled */
1491 crtc = intel_sdvo->base.base.crtc;
1492 if (!crtc) {
1493 intel_sdvo->base.connectors_active = false;
1494 return;
1495 }
1496
1497 /* We set active outputs manually below in case pipe dpms doesn't change
1498 * due to cloning. */
1499 if (mode != DRM_MODE_DPMS_ON) {
1500 intel_sdvo_set_active_outputs(intel_sdvo, 0);
1501 if (0)
1502 intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
1503
1504 intel_sdvo->base.connectors_active = false;
1505
1506 intel_crtc_update_dpms(crtc);
1507 } else {
1508 intel_sdvo->base.connectors_active = true;
1509
1510 intel_crtc_update_dpms(crtc);
1511
1512 if (0)
1513 intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
1514 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
1515 }
1516
1517 intel_modeset_check_state(connector->dev);
1518}
1519
1520static int intel_sdvo_mode_valid(struct drm_connector *connector,
1521 struct drm_display_mode *mode)
1522{
1523 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1524
1525 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
1526 return MODE_NO_DBLESCAN;
1527
1528 if (intel_sdvo->pixel_clock_min > mode->clock)
1529 return MODE_CLOCK_LOW;
1530
1531 if (intel_sdvo->pixel_clock_max < mode->clock)
1532 return MODE_CLOCK_HIGH;
1533
1534 if (intel_sdvo->is_lvds) {
1535 if (mode->hdisplay > intel_sdvo->sdvo_lvds_fixed_mode->hdisplay)
1536 return MODE_PANEL;
1537
1538 if (mode->vdisplay > intel_sdvo->sdvo_lvds_fixed_mode->vdisplay)
1539 return MODE_PANEL;
1540 }
1541
1542 return MODE_OK;
1543}
1544
1545static bool intel_sdvo_get_capabilities(struct intel_sdvo *intel_sdvo, struct intel_sdvo_caps *caps)
1546{
1547 BUILD_BUG_ON(sizeof(*caps) != 8);
1548 if (!intel_sdvo_get_value(intel_sdvo,
1549 SDVO_CMD_GET_DEVICE_CAPS,
1550 caps, sizeof(*caps)))
1551 return false;
1552
1553 DRM_DEBUG_KMS("SDVO capabilities:\n"
1554 " vendor_id: %d\n"
1555 " device_id: %d\n"
1556 " device_rev_id: %d\n"
1557 " sdvo_version_major: %d\n"
1558 " sdvo_version_minor: %d\n"
1559 " sdvo_inputs_mask: %d\n"
1560 " smooth_scaling: %d\n"
1561 " sharp_scaling: %d\n"
1562 " up_scaling: %d\n"
1563 " down_scaling: %d\n"
1564 " stall_support: %d\n"
1565 " output_flags: %d\n",
1566 caps->vendor_id,
1567 caps->device_id,
1568 caps->device_rev_id,
1569 caps->sdvo_version_major,
1570 caps->sdvo_version_minor,
1571 caps->sdvo_inputs_mask,
1572 caps->smooth_scaling,
1573 caps->sharp_scaling,
1574 caps->up_scaling,
1575 caps->down_scaling,
1576 caps->stall_support,
1577 caps->output_flags);
1578
1579 return true;
1580}
1581
1582static uint16_t intel_sdvo_get_hotplug_support(struct intel_sdvo *intel_sdvo)
1583{
1584 struct drm_device *dev = intel_sdvo->base.base.dev;
1585 uint16_t hotplug;
1586
1587 /* HW Erratum: SDVO Hotplug is broken on all i945G chips, there's noise
1588 * on the line. */
1589 if (IS_I945G(dev) || IS_I945GM(dev))
1590 return 0;
1591
1592 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HOT_PLUG_SUPPORT,
1593 &hotplug, sizeof(hotplug)))
1594 return 0;
1595
1596 return hotplug;
1597}
1598
1599static void intel_sdvo_enable_hotplug(struct intel_encoder *encoder)
1600{
1601 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
1602
1603 intel_sdvo_write_cmd(intel_sdvo, SDVO_CMD_SET_ACTIVE_HOT_PLUG,
1604 &intel_sdvo->hotplug_active, 2);
1605}
1606
1607static bool
1608intel_sdvo_multifunc_encoder(struct intel_sdvo *intel_sdvo)
1609{
1610 /* Is there more than one type of output? */
1611 return hweight16(intel_sdvo->caps.output_flags) > 1;
1612}
1613
1614static struct edid *
1615intel_sdvo_get_edid(struct drm_connector *connector)
1616{
1617 struct intel_sdvo *sdvo = intel_attached_sdvo(connector);
1618 return drm_get_edid(connector, &sdvo->ddc);
1619}
1620
1621/* Mac mini hack -- use the same DDC as the analog connector */
1622static struct edid *
1623intel_sdvo_get_analog_edid(struct drm_connector *connector)
1624{
1625 struct drm_i915_private *dev_priv = connector->dev->dev_private;
1626
1627 return drm_get_edid(connector,
1628 intel_gmbus_get_adapter(dev_priv,
1629 dev_priv->vbt.crt_ddc_pin));
1630}
1631
1632static enum drm_connector_status
1633intel_sdvo_tmds_sink_detect(struct drm_connector *connector)
1634{
1635 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1636 enum drm_connector_status status;
1637 struct edid *edid;
1638
1639 edid = intel_sdvo_get_edid(connector);
1640
1641 if (edid == NULL && intel_sdvo_multifunc_encoder(intel_sdvo)) {
1642 u8 ddc, saved_ddc = intel_sdvo->ddc_bus;
1643
1644 /*
1645 * Don't use the 1 as the argument of DDC bus switch to get
1646 * the EDID. It is used for SDVO SPD ROM.
1647 */
1648 for (ddc = intel_sdvo->ddc_bus >> 1; ddc > 1; ddc >>= 1) {
1649 intel_sdvo->ddc_bus = ddc;
1650 edid = intel_sdvo_get_edid(connector);
1651 if (edid)
1652 break;
1653 }
1654 /*
1655 * If we found the EDID on the other bus,
1656 * assume that is the correct DDC bus.
1657 */
1658 if (edid == NULL)
1659 intel_sdvo->ddc_bus = saved_ddc;
1660 }
1661
1662 /*
1663 * When there is no edid and no monitor is connected with VGA
1664 * port, try to use the CRT ddc to read the EDID for DVI-connector.
1665 */
1666 if (edid == NULL)
1667 edid = intel_sdvo_get_analog_edid(connector);
1668
1669 status = connector_status_unknown;
1670 if (edid != NULL) {
1671 /* DDC bus is shared, match EDID to connector type */
1672 if (edid->input & DRM_EDID_INPUT_DIGITAL) {
1673 status = connector_status_connected;
1674 if (intel_sdvo->is_hdmi) {
1675 intel_sdvo->has_hdmi_monitor = drm_detect_hdmi_monitor(edid);
1676 intel_sdvo->has_hdmi_audio = drm_detect_monitor_audio(edid);
1677 intel_sdvo->rgb_quant_range_selectable =
1678 drm_rgb_quant_range_selectable(edid);
1679 }
1680 } else
1681 status = connector_status_disconnected;
1682 kfree(edid);
1683 }
1684
1685 if (status == connector_status_connected) {
1686 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1687 if (intel_sdvo_connector->force_audio != HDMI_AUDIO_AUTO)
1688 intel_sdvo->has_hdmi_audio = (intel_sdvo_connector->force_audio == HDMI_AUDIO_ON);
1689 }
1690
1691 return status;
1692}
1693
1694static bool
1695intel_sdvo_connector_matches_edid(struct intel_sdvo_connector *sdvo,
1696 struct edid *edid)
1697{
1698 bool monitor_is_digital = !!(edid->input & DRM_EDID_INPUT_DIGITAL);
1699 bool connector_is_digital = !!IS_DIGITAL(sdvo);
1700
1701 DRM_DEBUG_KMS("connector_is_digital? %d, monitor_is_digital? %d\n",
1702 connector_is_digital, monitor_is_digital);
1703 return connector_is_digital == monitor_is_digital;
1704}
1705
1706static enum drm_connector_status
1707intel_sdvo_detect(struct drm_connector *connector, bool force)
1708{
1709 uint16_t response;
1710 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1711 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1712 enum drm_connector_status ret;
1713
1714 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
1715 connector->base.id, drm_get_connector_name(connector));
1716
1717 if (!intel_sdvo_get_value(intel_sdvo,
1718 SDVO_CMD_GET_ATTACHED_DISPLAYS,
1719 &response, 2))
1720 return connector_status_unknown;
1721
1722 DRM_DEBUG_KMS("SDVO response %d %d [%x]\n",
1723 response & 0xff, response >> 8,
1724 intel_sdvo_connector->output_flag);
1725
1726 if (response == 0)
1727 return connector_status_disconnected;
1728
1729 intel_sdvo->attached_output = response;
1730
1731 intel_sdvo->has_hdmi_monitor = false;
1732 intel_sdvo->has_hdmi_audio = false;
1733 intel_sdvo->rgb_quant_range_selectable = false;
1734
1735 if ((intel_sdvo_connector->output_flag & response) == 0)
1736 ret = connector_status_disconnected;
1737 else if (IS_TMDS(intel_sdvo_connector))
1738 ret = intel_sdvo_tmds_sink_detect(connector);
1739 else {
1740 struct edid *edid;
1741
1742 /* if we have an edid check it matches the connection */
1743 edid = intel_sdvo_get_edid(connector);
1744 if (edid == NULL)
1745 edid = intel_sdvo_get_analog_edid(connector);
1746 if (edid != NULL) {
1747 if (intel_sdvo_connector_matches_edid(intel_sdvo_connector,
1748 edid))
1749 ret = connector_status_connected;
1750 else
1751 ret = connector_status_disconnected;
1752
1753 kfree(edid);
1754 } else
1755 ret = connector_status_connected;
1756 }
1757
1758 /* May update encoder flag for like clock for SDVO TV, etc.*/
1759 if (ret == connector_status_connected) {
1760 intel_sdvo->is_tv = false;
1761 intel_sdvo->is_lvds = false;
1762
1763 if (response & SDVO_TV_MASK)
1764 intel_sdvo->is_tv = true;
1765 if (response & SDVO_LVDS_MASK)
1766 intel_sdvo->is_lvds = intel_sdvo->sdvo_lvds_fixed_mode != NULL;
1767 }
1768
1769 return ret;
1770}
1771
1772static void intel_sdvo_get_ddc_modes(struct drm_connector *connector)
1773{
1774 struct edid *edid;
1775
1776 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
1777 connector->base.id, drm_get_connector_name(connector));
1778
1779 /* set the bus switch and get the modes */
1780 edid = intel_sdvo_get_edid(connector);
1781
1782 /*
1783 * Mac mini hack. On this device, the DVI-I connector shares one DDC
1784 * link between analog and digital outputs. So, if the regular SDVO
1785 * DDC fails, check to see if the analog output is disconnected, in
1786 * which case we'll look there for the digital DDC data.
1787 */
1788 if (edid == NULL)
1789 edid = intel_sdvo_get_analog_edid(connector);
1790
1791 if (edid != NULL) {
1792 if (intel_sdvo_connector_matches_edid(to_intel_sdvo_connector(connector),
1793 edid)) {
1794 drm_mode_connector_update_edid_property(connector, edid);
1795 drm_add_edid_modes(connector, edid);
1796 }
1797
1798 kfree(edid);
1799 }
1800}
1801
1802/*
1803 * Set of SDVO TV modes.
1804 * Note! This is in reply order (see loop in get_tv_modes).
1805 * XXX: all 60Hz refresh?
1806 */
1807static const struct drm_display_mode sdvo_tv_modes[] = {
1808 { DRM_MODE("320x200", DRM_MODE_TYPE_DRIVER, 5815, 320, 321, 384,
1809 416, 0, 200, 201, 232, 233, 0,
1810 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1811 { DRM_MODE("320x240", DRM_MODE_TYPE_DRIVER, 6814, 320, 321, 384,
1812 416, 0, 240, 241, 272, 273, 0,
1813 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1814 { DRM_MODE("400x300", DRM_MODE_TYPE_DRIVER, 9910, 400, 401, 464,
1815 496, 0, 300, 301, 332, 333, 0,
1816 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1817 { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 16913, 640, 641, 704,
1818 736, 0, 350, 351, 382, 383, 0,
1819 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1820 { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 19121, 640, 641, 704,
1821 736, 0, 400, 401, 432, 433, 0,
1822 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1823 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 22654, 640, 641, 704,
1824 736, 0, 480, 481, 512, 513, 0,
1825 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1826 { DRM_MODE("704x480", DRM_MODE_TYPE_DRIVER, 24624, 704, 705, 768,
1827 800, 0, 480, 481, 512, 513, 0,
1828 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1829 { DRM_MODE("704x576", DRM_MODE_TYPE_DRIVER, 29232, 704, 705, 768,
1830 800, 0, 576, 577, 608, 609, 0,
1831 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1832 { DRM_MODE("720x350", DRM_MODE_TYPE_DRIVER, 18751, 720, 721, 784,
1833 816, 0, 350, 351, 382, 383, 0,
1834 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1835 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 21199, 720, 721, 784,
1836 816, 0, 400, 401, 432, 433, 0,
1837 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1838 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 25116, 720, 721, 784,
1839 816, 0, 480, 481, 512, 513, 0,
1840 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1841 { DRM_MODE("720x540", DRM_MODE_TYPE_DRIVER, 28054, 720, 721, 784,
1842 816, 0, 540, 541, 572, 573, 0,
1843 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1844 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 29816, 720, 721, 784,
1845 816, 0, 576, 577, 608, 609, 0,
1846 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1847 { DRM_MODE("768x576", DRM_MODE_TYPE_DRIVER, 31570, 768, 769, 832,
1848 864, 0, 576, 577, 608, 609, 0,
1849 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1850 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 34030, 800, 801, 864,
1851 896, 0, 600, 601, 632, 633, 0,
1852 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1853 { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 36581, 832, 833, 896,
1854 928, 0, 624, 625, 656, 657, 0,
1855 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1856 { DRM_MODE("920x766", DRM_MODE_TYPE_DRIVER, 48707, 920, 921, 984,
1857 1016, 0, 766, 767, 798, 799, 0,
1858 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1859 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 53827, 1024, 1025, 1088,
1860 1120, 0, 768, 769, 800, 801, 0,
1861 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1862 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 87265, 1280, 1281, 1344,
1863 1376, 0, 1024, 1025, 1056, 1057, 0,
1864 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1865};
1866
1867static void intel_sdvo_get_tv_modes(struct drm_connector *connector)
1868{
1869 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1870 struct intel_sdvo_sdtv_resolution_request tv_res;
1871 uint32_t reply = 0, format_map = 0;
1872 int i;
1873
1874 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
1875 connector->base.id, drm_get_connector_name(connector));
1876
1877 /* Read the list of supported input resolutions for the selected TV
1878 * format.
1879 */
1880 format_map = 1 << intel_sdvo->tv_format_index;
1881 memcpy(&tv_res, &format_map,
1882 min(sizeof(format_map), sizeof(struct intel_sdvo_sdtv_resolution_request)));
1883
1884 if (!intel_sdvo_set_target_output(intel_sdvo, intel_sdvo->attached_output))
1885 return;
1886
1887 BUILD_BUG_ON(sizeof(tv_res) != 3);
1888 if (!intel_sdvo_write_cmd(intel_sdvo,
1889 SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT,
1890 &tv_res, sizeof(tv_res)))
1891 return;
1892 if (!intel_sdvo_read_response(intel_sdvo, &reply, 3))
1893 return;
1894
1895 for (i = 0; i < ARRAY_SIZE(sdvo_tv_modes); i++)
1896 if (reply & (1 << i)) {
1897 struct drm_display_mode *nmode;
1898 nmode = drm_mode_duplicate(connector->dev,
1899 &sdvo_tv_modes[i]);
1900 if (nmode)
1901 drm_mode_probed_add(connector, nmode);
1902 }
1903}
1904
1905static void intel_sdvo_get_lvds_modes(struct drm_connector *connector)
1906{
1907 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1908 struct drm_i915_private *dev_priv = connector->dev->dev_private;
1909 struct drm_display_mode *newmode;
1910
1911 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
1912 connector->base.id, drm_get_connector_name(connector));
1913
1914 /*
1915 * Fetch modes from VBT. For SDVO prefer the VBT mode since some
1916 * SDVO->LVDS transcoders can't cope with the EDID mode.
1917 */
1918 if (dev_priv->vbt.sdvo_lvds_vbt_mode != NULL) {
1919 newmode = drm_mode_duplicate(connector->dev,
1920 dev_priv->vbt.sdvo_lvds_vbt_mode);
1921 if (newmode != NULL) {
1922 /* Guarantee the mode is preferred */
1923 newmode->type = (DRM_MODE_TYPE_PREFERRED |
1924 DRM_MODE_TYPE_DRIVER);
1925 drm_mode_probed_add(connector, newmode);
1926 }
1927 }
1928
1929 /*
1930 * Attempt to get the mode list from DDC.
1931 * Assume that the preferred modes are
1932 * arranged in priority order.
1933 */
1934 intel_ddc_get_modes(connector, &intel_sdvo->ddc);
1935
1936 list_for_each_entry(newmode, &connector->probed_modes, head) {
1937 if (newmode->type & DRM_MODE_TYPE_PREFERRED) {
1938 intel_sdvo->sdvo_lvds_fixed_mode =
1939 drm_mode_duplicate(connector->dev, newmode);
1940
1941 intel_sdvo->is_lvds = true;
1942 break;
1943 }
1944 }
1945}
1946
1947static int intel_sdvo_get_modes(struct drm_connector *connector)
1948{
1949 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1950
1951 if (IS_TV(intel_sdvo_connector))
1952 intel_sdvo_get_tv_modes(connector);
1953 else if (IS_LVDS(intel_sdvo_connector))
1954 intel_sdvo_get_lvds_modes(connector);
1955 else
1956 intel_sdvo_get_ddc_modes(connector);
1957
1958 return !list_empty(&connector->probed_modes);
1959}
1960
1961static void
1962intel_sdvo_destroy_enhance_property(struct drm_connector *connector)
1963{
1964 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1965 struct drm_device *dev = connector->dev;
1966
1967 if (intel_sdvo_connector->left)
1968 drm_property_destroy(dev, intel_sdvo_connector->left);
1969 if (intel_sdvo_connector->right)
1970 drm_property_destroy(dev, intel_sdvo_connector->right);
1971 if (intel_sdvo_connector->top)
1972 drm_property_destroy(dev, intel_sdvo_connector->top);
1973 if (intel_sdvo_connector->bottom)
1974 drm_property_destroy(dev, intel_sdvo_connector->bottom);
1975 if (intel_sdvo_connector->hpos)
1976 drm_property_destroy(dev, intel_sdvo_connector->hpos);
1977 if (intel_sdvo_connector->vpos)
1978 drm_property_destroy(dev, intel_sdvo_connector->vpos);
1979 if (intel_sdvo_connector->saturation)
1980 drm_property_destroy(dev, intel_sdvo_connector->saturation);
1981 if (intel_sdvo_connector->contrast)
1982 drm_property_destroy(dev, intel_sdvo_connector->contrast);
1983 if (intel_sdvo_connector->hue)
1984 drm_property_destroy(dev, intel_sdvo_connector->hue);
1985 if (intel_sdvo_connector->sharpness)
1986 drm_property_destroy(dev, intel_sdvo_connector->sharpness);
1987 if (intel_sdvo_connector->flicker_filter)
1988 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter);
1989 if (intel_sdvo_connector->flicker_filter_2d)
1990 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter_2d);
1991 if (intel_sdvo_connector->flicker_filter_adaptive)
1992 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter_adaptive);
1993 if (intel_sdvo_connector->tv_luma_filter)
1994 drm_property_destroy(dev, intel_sdvo_connector->tv_luma_filter);
1995 if (intel_sdvo_connector->tv_chroma_filter)
1996 drm_property_destroy(dev, intel_sdvo_connector->tv_chroma_filter);
1997 if (intel_sdvo_connector->dot_crawl)
1998 drm_property_destroy(dev, intel_sdvo_connector->dot_crawl);
1999 if (intel_sdvo_connector->brightness)
2000 drm_property_destroy(dev, intel_sdvo_connector->brightness);
2001}
2002
2003static void intel_sdvo_destroy(struct drm_connector *connector)
2004{
2005 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
2006
2007 if (intel_sdvo_connector->tv_format)
2008 drm_property_destroy(connector->dev,
2009 intel_sdvo_connector->tv_format);
2010
2011 intel_sdvo_destroy_enhance_property(connector);
2012 drm_sysfs_connector_remove(connector);
2013 drm_connector_cleanup(connector);
2014 kfree(intel_sdvo_connector);
2015}
2016
2017static bool intel_sdvo_detect_hdmi_audio(struct drm_connector *connector)
2018{
2019 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
2020 struct edid *edid;
2021 bool has_audio = false;
2022
2023 if (!intel_sdvo->is_hdmi)
2024 return false;
2025
2026 edid = intel_sdvo_get_edid(connector);
2027 if (edid != NULL && edid->input & DRM_EDID_INPUT_DIGITAL)
2028 has_audio = drm_detect_monitor_audio(edid);
2029 kfree(edid);
2030
2031 return has_audio;
2032}
2033
2034static int
2035intel_sdvo_set_property(struct drm_connector *connector,
2036 struct drm_property *property,
2037 uint64_t val)
2038{
2039 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
2040 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
2041 struct drm_i915_private *dev_priv = connector->dev->dev_private;
2042 uint16_t temp_value;
2043 uint8_t cmd;
2044 int ret;
2045
2046 ret = drm_object_property_set_value(&connector->base, property, val);
2047 if (ret)
2048 return ret;
2049
2050 if (property == dev_priv->force_audio_property) {
2051 int i = val;
2052 bool has_audio;
2053
2054 if (i == intel_sdvo_connector->force_audio)
2055 return 0;
2056
2057 intel_sdvo_connector->force_audio = i;
2058
2059 if (i == HDMI_AUDIO_AUTO)
2060 has_audio = intel_sdvo_detect_hdmi_audio(connector);
2061 else
2062 has_audio = (i == HDMI_AUDIO_ON);
2063
2064 if (has_audio == intel_sdvo->has_hdmi_audio)
2065 return 0;
2066
2067 intel_sdvo->has_hdmi_audio = has_audio;
2068 goto done;
2069 }
2070
2071 if (property == dev_priv->broadcast_rgb_property) {
2072 bool old_auto = intel_sdvo->color_range_auto;
2073 uint32_t old_range = intel_sdvo->color_range;
2074
2075 switch (val) {
2076 case INTEL_BROADCAST_RGB_AUTO:
2077 intel_sdvo->color_range_auto = true;
2078 break;
2079 case INTEL_BROADCAST_RGB_FULL:
2080 intel_sdvo->color_range_auto = false;
2081 intel_sdvo->color_range = 0;
2082 break;
2083 case INTEL_BROADCAST_RGB_LIMITED:
2084 intel_sdvo->color_range_auto = false;
2085 /* FIXME: this bit is only valid when using TMDS
2086 * encoding and 8 bit per color mode. */
2087 intel_sdvo->color_range = HDMI_COLOR_RANGE_16_235;
2088 break;
2089 default:
2090 return -EINVAL;
2091 }
2092
2093 if (old_auto == intel_sdvo->color_range_auto &&
2094 old_range == intel_sdvo->color_range)
2095 return 0;
2096
2097 goto done;
2098 }
2099
2100#define CHECK_PROPERTY(name, NAME) \
2101 if (intel_sdvo_connector->name == property) { \
2102 if (intel_sdvo_connector->cur_##name == temp_value) return 0; \
2103 if (intel_sdvo_connector->max_##name < temp_value) return -EINVAL; \
2104 cmd = SDVO_CMD_SET_##NAME; \
2105 intel_sdvo_connector->cur_##name = temp_value; \
2106 goto set_value; \
2107 }
2108
2109 if (property == intel_sdvo_connector->tv_format) {
2110 if (val >= TV_FORMAT_NUM)
2111 return -EINVAL;
2112
2113 if (intel_sdvo->tv_format_index ==
2114 intel_sdvo_connector->tv_format_supported[val])
2115 return 0;
2116
2117 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[val];
2118 goto done;
2119 } else if (IS_TV_OR_LVDS(intel_sdvo_connector)) {
2120 temp_value = val;
2121 if (intel_sdvo_connector->left == property) {
2122 drm_object_property_set_value(&connector->base,
2123 intel_sdvo_connector->right, val);
2124 if (intel_sdvo_connector->left_margin == temp_value)
2125 return 0;
2126
2127 intel_sdvo_connector->left_margin = temp_value;
2128 intel_sdvo_connector->right_margin = temp_value;
2129 temp_value = intel_sdvo_connector->max_hscan -
2130 intel_sdvo_connector->left_margin;
2131 cmd = SDVO_CMD_SET_OVERSCAN_H;
2132 goto set_value;
2133 } else if (intel_sdvo_connector->right == property) {
2134 drm_object_property_set_value(&connector->base,
2135 intel_sdvo_connector->left, val);
2136 if (intel_sdvo_connector->right_margin == temp_value)
2137 return 0;
2138
2139 intel_sdvo_connector->left_margin = temp_value;
2140 intel_sdvo_connector->right_margin = temp_value;
2141 temp_value = intel_sdvo_connector->max_hscan -
2142 intel_sdvo_connector->left_margin;
2143 cmd = SDVO_CMD_SET_OVERSCAN_H;
2144 goto set_value;
2145 } else if (intel_sdvo_connector->top == property) {
2146 drm_object_property_set_value(&connector->base,
2147 intel_sdvo_connector->bottom, val);
2148 if (intel_sdvo_connector->top_margin == temp_value)
2149 return 0;
2150
2151 intel_sdvo_connector->top_margin = temp_value;
2152 intel_sdvo_connector->bottom_margin = temp_value;
2153 temp_value = intel_sdvo_connector->max_vscan -
2154 intel_sdvo_connector->top_margin;
2155 cmd = SDVO_CMD_SET_OVERSCAN_V;
2156 goto set_value;
2157 } else if (intel_sdvo_connector->bottom == property) {
2158 drm_object_property_set_value(&connector->base,
2159 intel_sdvo_connector->top, val);
2160 if (intel_sdvo_connector->bottom_margin == temp_value)
2161 return 0;
2162
2163 intel_sdvo_connector->top_margin = temp_value;
2164 intel_sdvo_connector->bottom_margin = temp_value;
2165 temp_value = intel_sdvo_connector->max_vscan -
2166 intel_sdvo_connector->top_margin;
2167 cmd = SDVO_CMD_SET_OVERSCAN_V;
2168 goto set_value;
2169 }
2170 CHECK_PROPERTY(hpos, HPOS)
2171 CHECK_PROPERTY(vpos, VPOS)
2172 CHECK_PROPERTY(saturation, SATURATION)
2173 CHECK_PROPERTY(contrast, CONTRAST)
2174 CHECK_PROPERTY(hue, HUE)
2175 CHECK_PROPERTY(brightness, BRIGHTNESS)
2176 CHECK_PROPERTY(sharpness, SHARPNESS)
2177 CHECK_PROPERTY(flicker_filter, FLICKER_FILTER)
2178 CHECK_PROPERTY(flicker_filter_2d, FLICKER_FILTER_2D)
2179 CHECK_PROPERTY(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE)
2180 CHECK_PROPERTY(tv_chroma_filter, TV_CHROMA_FILTER)
2181 CHECK_PROPERTY(tv_luma_filter, TV_LUMA_FILTER)
2182 CHECK_PROPERTY(dot_crawl, DOT_CRAWL)
2183 }
2184
2185 return -EINVAL; /* unknown property */
2186
2187set_value:
2188 if (!intel_sdvo_set_value(intel_sdvo, cmd, &temp_value, 2))
2189 return -EIO;
2190
2191
2192done:
2193 if (intel_sdvo->base.base.crtc)
2194 intel_crtc_restore_mode(intel_sdvo->base.base.crtc);
2195
2196 return 0;
2197#undef CHECK_PROPERTY
2198}
2199
2200static const struct drm_connector_funcs intel_sdvo_connector_funcs = {
2201 .dpms = intel_sdvo_dpms,
2202 .detect = intel_sdvo_detect,
2203 .fill_modes = drm_helper_probe_single_connector_modes,
2204 .set_property = intel_sdvo_set_property,
2205 .destroy = intel_sdvo_destroy,
2206};
2207
2208static const struct drm_connector_helper_funcs intel_sdvo_connector_helper_funcs = {
2209 .get_modes = intel_sdvo_get_modes,
2210 .mode_valid = intel_sdvo_mode_valid,
2211 .best_encoder = intel_best_encoder,
2212};
2213
2214static void intel_sdvo_enc_destroy(struct drm_encoder *encoder)
2215{
2216 struct intel_sdvo *intel_sdvo = to_sdvo(to_intel_encoder(encoder));
2217
2218 if (intel_sdvo->sdvo_lvds_fixed_mode != NULL)
2219 drm_mode_destroy(encoder->dev,
2220 intel_sdvo->sdvo_lvds_fixed_mode);
2221
2222 i2c_del_adapter(&intel_sdvo->ddc);
2223 intel_encoder_destroy(encoder);
2224}
2225
2226static const struct drm_encoder_funcs intel_sdvo_enc_funcs = {
2227 .destroy = intel_sdvo_enc_destroy,
2228};
2229
2230static void
2231intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo)
2232{
2233 uint16_t mask = 0;
2234 unsigned int num_bits;
2235
2236 /* Make a mask of outputs less than or equal to our own priority in the
2237 * list.
2238 */
2239 switch (sdvo->controlled_output) {
2240 case SDVO_OUTPUT_LVDS1:
2241 mask |= SDVO_OUTPUT_LVDS1;
2242 case SDVO_OUTPUT_LVDS0:
2243 mask |= SDVO_OUTPUT_LVDS0;
2244 case SDVO_OUTPUT_TMDS1:
2245 mask |= SDVO_OUTPUT_TMDS1;
2246 case SDVO_OUTPUT_TMDS0:
2247 mask |= SDVO_OUTPUT_TMDS0;
2248 case SDVO_OUTPUT_RGB1:
2249 mask |= SDVO_OUTPUT_RGB1;
2250 case SDVO_OUTPUT_RGB0:
2251 mask |= SDVO_OUTPUT_RGB0;
2252 break;
2253 }
2254
2255 /* Count bits to find what number we are in the priority list. */
2256 mask &= sdvo->caps.output_flags;
2257 num_bits = hweight16(mask);
2258 /* If more than 3 outputs, default to DDC bus 3 for now. */
2259 if (num_bits > 3)
2260 num_bits = 3;
2261
2262 /* Corresponds to SDVO_CONTROL_BUS_DDCx */
2263 sdvo->ddc_bus = 1 << num_bits;
2264}
2265
2266/**
2267 * Choose the appropriate DDC bus for control bus switch command for this
2268 * SDVO output based on the controlled output.
2269 *
2270 * DDC bus number assignment is in a priority order of RGB outputs, then TMDS
2271 * outputs, then LVDS outputs.
2272 */
2273static void
2274intel_sdvo_select_ddc_bus(struct drm_i915_private *dev_priv,
2275 struct intel_sdvo *sdvo, u32 reg)
2276{
2277 struct sdvo_device_mapping *mapping;
2278
2279 if (sdvo->is_sdvob)
2280 mapping = &(dev_priv->sdvo_mappings[0]);
2281 else
2282 mapping = &(dev_priv->sdvo_mappings[1]);
2283
2284 if (mapping->initialized)
2285 sdvo->ddc_bus = 1 << ((mapping->ddc_pin & 0xf0) >> 4);
2286 else
2287 intel_sdvo_guess_ddc_bus(sdvo);
2288}
2289
2290static void
2291intel_sdvo_select_i2c_bus(struct drm_i915_private *dev_priv,
2292 struct intel_sdvo *sdvo, u32 reg)
2293{
2294 struct sdvo_device_mapping *mapping;
2295 u8 pin;
2296
2297 if (sdvo->is_sdvob)
2298 mapping = &dev_priv->sdvo_mappings[0];
2299 else
2300 mapping = &dev_priv->sdvo_mappings[1];
2301
2302 if (mapping->initialized && intel_gmbus_is_port_valid(mapping->i2c_pin))
2303 pin = mapping->i2c_pin;
2304 else
2305 pin = GMBUS_PORT_DPB;
2306
2307 sdvo->i2c = intel_gmbus_get_adapter(dev_priv, pin);
2308
2309 /* With gmbus we should be able to drive sdvo i2c at 2MHz, but somehow
2310 * our code totally fails once we start using gmbus. Hence fall back to
2311 * bit banging for now. */
2312 intel_gmbus_force_bit(sdvo->i2c, true);
2313}
2314
2315/* undo any changes intel_sdvo_select_i2c_bus() did to sdvo->i2c */
2316static void
2317intel_sdvo_unselect_i2c_bus(struct intel_sdvo *sdvo)
2318{
2319 intel_gmbus_force_bit(sdvo->i2c, false);
2320}
2321
2322static bool
2323intel_sdvo_is_hdmi_connector(struct intel_sdvo *intel_sdvo, int device)
2324{
2325 return intel_sdvo_check_supp_encode(intel_sdvo);
2326}
2327
2328static u8
2329intel_sdvo_get_slave_addr(struct drm_device *dev, struct intel_sdvo *sdvo)
2330{
2331 struct drm_i915_private *dev_priv = dev->dev_private;
2332 struct sdvo_device_mapping *my_mapping, *other_mapping;
2333
2334 if (sdvo->is_sdvob) {
2335 my_mapping = &dev_priv->sdvo_mappings[0];
2336 other_mapping = &dev_priv->sdvo_mappings[1];
2337 } else {
2338 my_mapping = &dev_priv->sdvo_mappings[1];
2339 other_mapping = &dev_priv->sdvo_mappings[0];
2340 }
2341
2342 /* If the BIOS described our SDVO device, take advantage of it. */
2343 if (my_mapping->slave_addr)
2344 return my_mapping->slave_addr;
2345
2346 /* If the BIOS only described a different SDVO device, use the
2347 * address that it isn't using.
2348 */
2349 if (other_mapping->slave_addr) {
2350 if (other_mapping->slave_addr == 0x70)
2351 return 0x72;
2352 else
2353 return 0x70;
2354 }
2355
2356 /* No SDVO device info is found for another DVO port,
2357 * so use mapping assumption we had before BIOS parsing.
2358 */
2359 if (sdvo->is_sdvob)
2360 return 0x70;
2361 else
2362 return 0x72;
2363}
2364
2365static void
2366intel_sdvo_connector_init(struct intel_sdvo_connector *connector,
2367 struct intel_sdvo *encoder)
2368{
2369 drm_connector_init(encoder->base.base.dev,
2370 &connector->base.base,
2371 &intel_sdvo_connector_funcs,
2372 connector->base.base.connector_type);
2373
2374 drm_connector_helper_add(&connector->base.base,
2375 &intel_sdvo_connector_helper_funcs);
2376
2377 connector->base.base.interlace_allowed = 1;
2378 connector->base.base.doublescan_allowed = 0;
2379 connector->base.base.display_info.subpixel_order = SubPixelHorizontalRGB;
2380 connector->base.get_hw_state = intel_sdvo_connector_get_hw_state;
2381
2382 intel_connector_attach_encoder(&connector->base, &encoder->base);
2383 drm_sysfs_connector_add(&connector->base.base);
2384}
2385
2386static void
2387intel_sdvo_add_hdmi_properties(struct intel_sdvo *intel_sdvo,
2388 struct intel_sdvo_connector *connector)
2389{
2390 struct drm_device *dev = connector->base.base.dev;
2391
2392 intel_attach_force_audio_property(&connector->base.base);
2393 if (INTEL_INFO(dev)->gen >= 4 && IS_MOBILE(dev)) {
2394 intel_attach_broadcast_rgb_property(&connector->base.base);
2395 intel_sdvo->color_range_auto = true;
2396 }
2397}
2398
2399static bool
2400intel_sdvo_dvi_init(struct intel_sdvo *intel_sdvo, int device)
2401{
2402 struct drm_encoder *encoder = &intel_sdvo->base.base;
2403 struct drm_connector *connector;
2404 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
2405 struct intel_connector *intel_connector;
2406 struct intel_sdvo_connector *intel_sdvo_connector;
2407
2408 DRM_DEBUG_KMS("initialising DVI device %d\n", device);
2409
2410 intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL);
2411 if (!intel_sdvo_connector)
2412 return false;
2413
2414 if (device == 0) {
2415 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS0;
2416 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS0;
2417 } else if (device == 1) {
2418 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS1;
2419 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS1;
2420 }
2421
2422 intel_connector = &intel_sdvo_connector->base;
2423 connector = &intel_connector->base;
2424 if (intel_sdvo_get_hotplug_support(intel_sdvo) &
2425 intel_sdvo_connector->output_flag) {
2426 intel_sdvo->hotplug_active |= intel_sdvo_connector->output_flag;
2427 /* Some SDVO devices have one-shot hotplug interrupts.
2428 * Ensure that they get re-enabled when an interrupt happens.
2429 */
2430 intel_encoder->hot_plug = intel_sdvo_enable_hotplug;
2431 intel_sdvo_enable_hotplug(intel_encoder);
2432 } else {
2433 intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT | DRM_CONNECTOR_POLL_DISCONNECT;
2434 }
2435 encoder->encoder_type = DRM_MODE_ENCODER_TMDS;
2436 connector->connector_type = DRM_MODE_CONNECTOR_DVID;
2437
2438 if (intel_sdvo_is_hdmi_connector(intel_sdvo, device)) {
2439 connector->connector_type = DRM_MODE_CONNECTOR_HDMIA;
2440 intel_sdvo->is_hdmi = true;
2441 }
2442
2443 intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
2444 if (intel_sdvo->is_hdmi)
2445 intel_sdvo_add_hdmi_properties(intel_sdvo, intel_sdvo_connector);
2446
2447 return true;
2448}
2449
2450static bool
2451intel_sdvo_tv_init(struct intel_sdvo *intel_sdvo, int type)
2452{
2453 struct drm_encoder *encoder = &intel_sdvo->base.base;
2454 struct drm_connector *connector;
2455 struct intel_connector *intel_connector;
2456 struct intel_sdvo_connector *intel_sdvo_connector;
2457
2458 DRM_DEBUG_KMS("initialising TV type %d\n", type);
2459
2460 intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL);
2461 if (!intel_sdvo_connector)
2462 return false;
2463
2464 intel_connector = &intel_sdvo_connector->base;
2465 connector = &intel_connector->base;
2466 encoder->encoder_type = DRM_MODE_ENCODER_TVDAC;
2467 connector->connector_type = DRM_MODE_CONNECTOR_SVIDEO;
2468
2469 intel_sdvo->controlled_output |= type;
2470 intel_sdvo_connector->output_flag = type;
2471
2472 intel_sdvo->is_tv = true;
2473
2474 intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
2475
2476 if (!intel_sdvo_tv_create_property(intel_sdvo, intel_sdvo_connector, type))
2477 goto err;
2478
2479 if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
2480 goto err;
2481
2482 return true;
2483
2484err:
2485 intel_sdvo_destroy(connector);
2486 return false;
2487}
2488
2489static bool
2490intel_sdvo_analog_init(struct intel_sdvo *intel_sdvo, int device)
2491{
2492 struct drm_encoder *encoder = &intel_sdvo->base.base;
2493 struct drm_connector *connector;
2494 struct intel_connector *intel_connector;
2495 struct intel_sdvo_connector *intel_sdvo_connector;
2496
2497 DRM_DEBUG_KMS("initialising analog device %d\n", device);
2498
2499 intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL);
2500 if (!intel_sdvo_connector)
2501 return false;
2502
2503 intel_connector = &intel_sdvo_connector->base;
2504 connector = &intel_connector->base;
2505 intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT;
2506 encoder->encoder_type = DRM_MODE_ENCODER_DAC;
2507 connector->connector_type = DRM_MODE_CONNECTOR_VGA;
2508
2509 if (device == 0) {
2510 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB0;
2511 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB0;
2512 } else if (device == 1) {
2513 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB1;
2514 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB1;
2515 }
2516
2517 intel_sdvo_connector_init(intel_sdvo_connector,
2518 intel_sdvo);
2519 return true;
2520}
2521
2522static bool
2523intel_sdvo_lvds_init(struct intel_sdvo *intel_sdvo, int device)
2524{
2525 struct drm_encoder *encoder = &intel_sdvo->base.base;
2526 struct drm_connector *connector;
2527 struct intel_connector *intel_connector;
2528 struct intel_sdvo_connector *intel_sdvo_connector;
2529
2530 DRM_DEBUG_KMS("initialising LVDS device %d\n", device);
2531
2532 intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL);
2533 if (!intel_sdvo_connector)
2534 return false;
2535
2536 intel_connector = &intel_sdvo_connector->base;
2537 connector = &intel_connector->base;
2538 encoder->encoder_type = DRM_MODE_ENCODER_LVDS;
2539 connector->connector_type = DRM_MODE_CONNECTOR_LVDS;
2540
2541 if (device == 0) {
2542 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS0;
2543 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS0;
2544 } else if (device == 1) {
2545 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS1;
2546 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS1;
2547 }
2548
2549 intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
2550 if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
2551 goto err;
2552
2553 return true;
2554
2555err:
2556 intel_sdvo_destroy(connector);
2557 return false;
2558}
2559
2560static bool
2561intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags)
2562{
2563 intel_sdvo->is_tv = false;
2564 intel_sdvo->is_lvds = false;
2565
2566 /* SDVO requires XXX1 function may not exist unless it has XXX0 function.*/
2567
2568 if (flags & SDVO_OUTPUT_TMDS0)
2569 if (!intel_sdvo_dvi_init(intel_sdvo, 0))
2570 return false;
2571
2572 if ((flags & SDVO_TMDS_MASK) == SDVO_TMDS_MASK)
2573 if (!intel_sdvo_dvi_init(intel_sdvo, 1))
2574 return false;
2575
2576 /* TV has no XXX1 function block */
2577 if (flags & SDVO_OUTPUT_SVID0)
2578 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_SVID0))
2579 return false;
2580
2581 if (flags & SDVO_OUTPUT_CVBS0)
2582 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_CVBS0))
2583 return false;
2584
2585 if (flags & SDVO_OUTPUT_YPRPB0)
2586 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_YPRPB0))
2587 return false;
2588
2589 if (flags & SDVO_OUTPUT_RGB0)
2590 if (!intel_sdvo_analog_init(intel_sdvo, 0))
2591 return false;
2592
2593 if ((flags & SDVO_RGB_MASK) == SDVO_RGB_MASK)
2594 if (!intel_sdvo_analog_init(intel_sdvo, 1))
2595 return false;
2596
2597 if (flags & SDVO_OUTPUT_LVDS0)
2598 if (!intel_sdvo_lvds_init(intel_sdvo, 0))
2599 return false;
2600
2601 if ((flags & SDVO_LVDS_MASK) == SDVO_LVDS_MASK)
2602 if (!intel_sdvo_lvds_init(intel_sdvo, 1))
2603 return false;
2604
2605 if ((flags & SDVO_OUTPUT_MASK) == 0) {
2606 unsigned char bytes[2];
2607
2608 intel_sdvo->controlled_output = 0;
2609 memcpy(bytes, &intel_sdvo->caps.output_flags, 2);
2610 DRM_DEBUG_KMS("%s: Unknown SDVO output type (0x%02x%02x)\n",
2611 SDVO_NAME(intel_sdvo),
2612 bytes[0], bytes[1]);
2613 return false;
2614 }
2615 intel_sdvo->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
2616
2617 return true;
2618}
2619
2620static void intel_sdvo_output_cleanup(struct intel_sdvo *intel_sdvo)
2621{
2622 struct drm_device *dev = intel_sdvo->base.base.dev;
2623 struct drm_connector *connector, *tmp;
2624
2625 list_for_each_entry_safe(connector, tmp,
2626 &dev->mode_config.connector_list, head) {
2627 if (intel_attached_encoder(connector) == &intel_sdvo->base)
2628 intel_sdvo_destroy(connector);
2629 }
2630}
2631
2632static bool intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
2633 struct intel_sdvo_connector *intel_sdvo_connector,
2634 int type)
2635{
2636 struct drm_device *dev = intel_sdvo->base.base.dev;
2637 struct intel_sdvo_tv_format format;
2638 uint32_t format_map, i;
2639
2640 if (!intel_sdvo_set_target_output(intel_sdvo, type))
2641 return false;
2642
2643 BUILD_BUG_ON(sizeof(format) != 6);
2644 if (!intel_sdvo_get_value(intel_sdvo,
2645 SDVO_CMD_GET_SUPPORTED_TV_FORMATS,
2646 &format, sizeof(format)))
2647 return false;
2648
2649 memcpy(&format_map, &format, min(sizeof(format_map), sizeof(format)));
2650
2651 if (format_map == 0)
2652 return false;
2653
2654 intel_sdvo_connector->format_supported_num = 0;
2655 for (i = 0 ; i < TV_FORMAT_NUM; i++)
2656 if (format_map & (1 << i))
2657 intel_sdvo_connector->tv_format_supported[intel_sdvo_connector->format_supported_num++] = i;
2658
2659
2660 intel_sdvo_connector->tv_format =
2661 drm_property_create(dev, DRM_MODE_PROP_ENUM,
2662 "mode", intel_sdvo_connector->format_supported_num);
2663 if (!intel_sdvo_connector->tv_format)
2664 return false;
2665
2666 for (i = 0; i < intel_sdvo_connector->format_supported_num; i++)
2667 drm_property_add_enum(
2668 intel_sdvo_connector->tv_format, i,
2669 i, tv_format_names[intel_sdvo_connector->tv_format_supported[i]]);
2670
2671 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[0];
2672 drm_object_attach_property(&intel_sdvo_connector->base.base.base,
2673 intel_sdvo_connector->tv_format, 0);
2674 return true;
2675
2676}
2677
2678#define ENHANCEMENT(name, NAME) do { \
2679 if (enhancements.name) { \
2680 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_MAX_##NAME, &data_value, 4) || \
2681 !intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_##NAME, &response, 2)) \
2682 return false; \
2683 intel_sdvo_connector->max_##name = data_value[0]; \
2684 intel_sdvo_connector->cur_##name = response; \
2685 intel_sdvo_connector->name = \
2686 drm_property_create_range(dev, 0, #name, 0, data_value[0]); \
2687 if (!intel_sdvo_connector->name) return false; \
2688 drm_object_attach_property(&connector->base, \
2689 intel_sdvo_connector->name, \
2690 intel_sdvo_connector->cur_##name); \
2691 DRM_DEBUG_KMS(#name ": max %d, default %d, current %d\n", \
2692 data_value[0], data_value[1], response); \
2693 } \
2694} while (0)
2695
2696static bool
2697intel_sdvo_create_enhance_property_tv(struct intel_sdvo *intel_sdvo,
2698 struct intel_sdvo_connector *intel_sdvo_connector,
2699 struct intel_sdvo_enhancements_reply enhancements)
2700{
2701 struct drm_device *dev = intel_sdvo->base.base.dev;
2702 struct drm_connector *connector = &intel_sdvo_connector->base.base;
2703 uint16_t response, data_value[2];
2704
2705 /* when horizontal overscan is supported, Add the left/right property */
2706 if (enhancements.overscan_h) {
2707 if (!intel_sdvo_get_value(intel_sdvo,
2708 SDVO_CMD_GET_MAX_OVERSCAN_H,
2709 &data_value, 4))
2710 return false;
2711
2712 if (!intel_sdvo_get_value(intel_sdvo,
2713 SDVO_CMD_GET_OVERSCAN_H,
2714 &response, 2))
2715 return false;
2716
2717 intel_sdvo_connector->max_hscan = data_value[0];
2718 intel_sdvo_connector->left_margin = data_value[0] - response;
2719 intel_sdvo_connector->right_margin = intel_sdvo_connector->left_margin;
2720 intel_sdvo_connector->left =
2721 drm_property_create_range(dev, 0, "left_margin", 0, data_value[0]);
2722 if (!intel_sdvo_connector->left)
2723 return false;
2724
2725 drm_object_attach_property(&connector->base,
2726 intel_sdvo_connector->left,
2727 intel_sdvo_connector->left_margin);
2728
2729 intel_sdvo_connector->right =
2730 drm_property_create_range(dev, 0, "right_margin", 0, data_value[0]);
2731 if (!intel_sdvo_connector->right)
2732 return false;
2733
2734 drm_object_attach_property(&connector->base,
2735 intel_sdvo_connector->right,
2736 intel_sdvo_connector->right_margin);
2737 DRM_DEBUG_KMS("h_overscan: max %d, "
2738 "default %d, current %d\n",
2739 data_value[0], data_value[1], response);
2740 }
2741
2742 if (enhancements.overscan_v) {
2743 if (!intel_sdvo_get_value(intel_sdvo,
2744 SDVO_CMD_GET_MAX_OVERSCAN_V,
2745 &data_value, 4))
2746 return false;
2747
2748 if (!intel_sdvo_get_value(intel_sdvo,
2749 SDVO_CMD_GET_OVERSCAN_V,
2750 &response, 2))
2751 return false;
2752
2753 intel_sdvo_connector->max_vscan = data_value[0];
2754 intel_sdvo_connector->top_margin = data_value[0] - response;
2755 intel_sdvo_connector->bottom_margin = intel_sdvo_connector->top_margin;
2756 intel_sdvo_connector->top =
2757 drm_property_create_range(dev, 0,
2758 "top_margin", 0, data_value[0]);
2759 if (!intel_sdvo_connector->top)
2760 return false;
2761
2762 drm_object_attach_property(&connector->base,
2763 intel_sdvo_connector->top,
2764 intel_sdvo_connector->top_margin);
2765
2766 intel_sdvo_connector->bottom =
2767 drm_property_create_range(dev, 0,
2768 "bottom_margin", 0, data_value[0]);
2769 if (!intel_sdvo_connector->bottom)
2770 return false;
2771
2772 drm_object_attach_property(&connector->base,
2773 intel_sdvo_connector->bottom,
2774 intel_sdvo_connector->bottom_margin);
2775 DRM_DEBUG_KMS("v_overscan: max %d, "
2776 "default %d, current %d\n",
2777 data_value[0], data_value[1], response);
2778 }
2779
2780 ENHANCEMENT(hpos, HPOS);
2781 ENHANCEMENT(vpos, VPOS);
2782 ENHANCEMENT(saturation, SATURATION);
2783 ENHANCEMENT(contrast, CONTRAST);
2784 ENHANCEMENT(hue, HUE);
2785 ENHANCEMENT(sharpness, SHARPNESS);
2786 ENHANCEMENT(brightness, BRIGHTNESS);
2787 ENHANCEMENT(flicker_filter, FLICKER_FILTER);
2788 ENHANCEMENT(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE);
2789 ENHANCEMENT(flicker_filter_2d, FLICKER_FILTER_2D);
2790 ENHANCEMENT(tv_chroma_filter, TV_CHROMA_FILTER);
2791 ENHANCEMENT(tv_luma_filter, TV_LUMA_FILTER);
2792
2793 if (enhancements.dot_crawl) {
2794 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_DOT_CRAWL, &response, 2))
2795 return false;
2796
2797 intel_sdvo_connector->max_dot_crawl = 1;
2798 intel_sdvo_connector->cur_dot_crawl = response & 0x1;
2799 intel_sdvo_connector->dot_crawl =
2800 drm_property_create_range(dev, 0, "dot_crawl", 0, 1);
2801 if (!intel_sdvo_connector->dot_crawl)
2802 return false;
2803
2804 drm_object_attach_property(&connector->base,
2805 intel_sdvo_connector->dot_crawl,
2806 intel_sdvo_connector->cur_dot_crawl);
2807 DRM_DEBUG_KMS("dot crawl: current %d\n", response);
2808 }
2809
2810 return true;
2811}
2812
2813static bool
2814intel_sdvo_create_enhance_property_lvds(struct intel_sdvo *intel_sdvo,
2815 struct intel_sdvo_connector *intel_sdvo_connector,
2816 struct intel_sdvo_enhancements_reply enhancements)
2817{
2818 struct drm_device *dev = intel_sdvo->base.base.dev;
2819 struct drm_connector *connector = &intel_sdvo_connector->base.base;
2820 uint16_t response, data_value[2];
2821
2822 ENHANCEMENT(brightness, BRIGHTNESS);
2823
2824 return true;
2825}
2826#undef ENHANCEMENT
2827
2828static bool intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
2829 struct intel_sdvo_connector *intel_sdvo_connector)
2830{
2831 union {
2832 struct intel_sdvo_enhancements_reply reply;
2833 uint16_t response;
2834 } enhancements;
2835
2836 BUILD_BUG_ON(sizeof(enhancements) != 2);
2837
2838 enhancements.response = 0;
2839 intel_sdvo_get_value(intel_sdvo,
2840 SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS,
2841 &enhancements, sizeof(enhancements));
2842 if (enhancements.response == 0) {
2843 DRM_DEBUG_KMS("No enhancement is supported\n");
2844 return true;
2845 }
2846
2847 if (IS_TV(intel_sdvo_connector))
2848 return intel_sdvo_create_enhance_property_tv(intel_sdvo, intel_sdvo_connector, enhancements.reply);
2849 else if (IS_LVDS(intel_sdvo_connector))
2850 return intel_sdvo_create_enhance_property_lvds(intel_sdvo, intel_sdvo_connector, enhancements.reply);
2851 else
2852 return true;
2853}
2854
2855static int intel_sdvo_ddc_proxy_xfer(struct i2c_adapter *adapter,
2856 struct i2c_msg *msgs,
2857 int num)
2858{
2859 struct intel_sdvo *sdvo = adapter->algo_data;
2860
2861 if (!intel_sdvo_set_control_bus_switch(sdvo, sdvo->ddc_bus))
2862 return -EIO;
2863
2864 return sdvo->i2c->algo->master_xfer(sdvo->i2c, msgs, num);
2865}
2866
2867static u32 intel_sdvo_ddc_proxy_func(struct i2c_adapter *adapter)
2868{
2869 struct intel_sdvo *sdvo = adapter->algo_data;
2870 return sdvo->i2c->algo->functionality(sdvo->i2c);
2871}
2872
2873static const struct i2c_algorithm intel_sdvo_ddc_proxy = {
2874 .master_xfer = intel_sdvo_ddc_proxy_xfer,
2875 .functionality = intel_sdvo_ddc_proxy_func
2876};
2877
2878static bool
2879intel_sdvo_init_ddc_proxy(struct intel_sdvo *sdvo,
2880 struct drm_device *dev)
2881{
2882 sdvo->ddc.owner = THIS_MODULE;
2883 sdvo->ddc.class = I2C_CLASS_DDC;
2884 snprintf(sdvo->ddc.name, I2C_NAME_SIZE, "SDVO DDC proxy");
2885 sdvo->ddc.dev.parent = &dev->pdev->dev;
2886 sdvo->ddc.algo_data = sdvo;
2887 sdvo->ddc.algo = &intel_sdvo_ddc_proxy;
2888
2889 return i2c_add_adapter(&sdvo->ddc) == 0;
2890}
2891
2892bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob)
2893{
2894 struct drm_i915_private *dev_priv = dev->dev_private;
2895 struct intel_encoder *intel_encoder;
2896 struct intel_sdvo *intel_sdvo;
2897 int i;
2898 intel_sdvo = kzalloc(sizeof(*intel_sdvo), GFP_KERNEL);
2899 if (!intel_sdvo)
2900 return false;
2901
2902 intel_sdvo->sdvo_reg = sdvo_reg;
2903 intel_sdvo->is_sdvob = is_sdvob;
2904 intel_sdvo->slave_addr = intel_sdvo_get_slave_addr(dev, intel_sdvo) >> 1;
2905 intel_sdvo_select_i2c_bus(dev_priv, intel_sdvo, sdvo_reg);
2906 if (!intel_sdvo_init_ddc_proxy(intel_sdvo, dev))
2907 goto err_i2c_bus;
2908
2909 /* encoder type will be decided later */
2910 intel_encoder = &intel_sdvo->base;
2911 intel_encoder->type = INTEL_OUTPUT_SDVO;
2912 drm_encoder_init(dev, &intel_encoder->base, &intel_sdvo_enc_funcs, 0);
2913
2914 /* Read the regs to test if we can talk to the device */
2915 for (i = 0; i < 0x40; i++) {
2916 u8 byte;
2917
2918 if (!intel_sdvo_read_byte(intel_sdvo, i, &byte)) {
2919 DRM_DEBUG_KMS("No SDVO device found on %s\n",
2920 SDVO_NAME(intel_sdvo));
2921 goto err;
2922 }
2923 }
2924
2925 intel_encoder->compute_config = intel_sdvo_compute_config;
2926 intel_encoder->disable = intel_disable_sdvo;
2927 intel_encoder->mode_set = intel_sdvo_mode_set;
2928 intel_encoder->enable = intel_enable_sdvo;
2929 intel_encoder->get_hw_state = intel_sdvo_get_hw_state;
2930 intel_encoder->get_config = intel_sdvo_get_config;
2931
2932 /* In default case sdvo lvds is false */
2933 if (!intel_sdvo_get_capabilities(intel_sdvo, &intel_sdvo->caps))
2934 goto err;
2935
2936 if (intel_sdvo_output_setup(intel_sdvo,
2937 intel_sdvo->caps.output_flags) != true) {
2938 DRM_DEBUG_KMS("SDVO output failed to setup on %s\n",
2939 SDVO_NAME(intel_sdvo));
2940 /* Output_setup can leave behind connectors! */
2941 goto err_output;
2942 }
2943
2944 /* Only enable the hotplug irq if we need it, to work around noisy
2945 * hotplug lines.
2946 */
2947 if (intel_sdvo->hotplug_active) {
2948 intel_encoder->hpd_pin =
2949 intel_sdvo->is_sdvob ? HPD_SDVO_B : HPD_SDVO_C;
2950 }
2951
2952 /*
2953 * Cloning SDVO with anything is often impossible, since the SDVO
2954 * encoder can request a special input timing mode. And even if that's
2955 * not the case we have evidence that cloning a plain unscaled mode with
2956 * VGA doesn't really work. Furthermore the cloning flags are way too
2957 * simplistic anyway to express such constraints, so just give up on
2958 * cloning for SDVO encoders.
2959 */
2960 intel_sdvo->base.cloneable = false;
2961
2962 intel_sdvo_select_ddc_bus(dev_priv, intel_sdvo, sdvo_reg);
2963
2964 /* Set the input timing to the screen. Assume always input 0. */
2965 if (!intel_sdvo_set_target_input(intel_sdvo))
2966 goto err_output;
2967
2968 if (!intel_sdvo_get_input_pixel_clock_range(intel_sdvo,
2969 &intel_sdvo->pixel_clock_min,
2970 &intel_sdvo->pixel_clock_max))
2971 goto err_output;
2972
2973 DRM_DEBUG_KMS("%s device VID/DID: %02X:%02X.%02X, "
2974 "clock range %dMHz - %dMHz, "
2975 "input 1: %c, input 2: %c, "
2976 "output 1: %c, output 2: %c\n",
2977 SDVO_NAME(intel_sdvo),
2978 intel_sdvo->caps.vendor_id, intel_sdvo->caps.device_id,
2979 intel_sdvo->caps.device_rev_id,
2980 intel_sdvo->pixel_clock_min / 1000,
2981 intel_sdvo->pixel_clock_max / 1000,
2982 (intel_sdvo->caps.sdvo_inputs_mask & 0x1) ? 'Y' : 'N',
2983 (intel_sdvo->caps.sdvo_inputs_mask & 0x2) ? 'Y' : 'N',
2984 /* check currently supported outputs */
2985 intel_sdvo->caps.output_flags &
2986 (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_RGB0) ? 'Y' : 'N',
2987 intel_sdvo->caps.output_flags &
2988 (SDVO_OUTPUT_TMDS1 | SDVO_OUTPUT_RGB1) ? 'Y' : 'N');
2989 return true;
2990
2991err_output:
2992 intel_sdvo_output_cleanup(intel_sdvo);
2993
2994err:
2995 drm_encoder_cleanup(&intel_encoder->base);
2996 i2c_del_adapter(&intel_sdvo->ddc);
2997err_i2c_bus:
2998 intel_sdvo_unselect_i2c_bus(intel_sdvo);
2999 kfree(intel_sdvo);
3000
3001 return false;
3002}
Linux kernel - Deliverables
This page took 0.035067 seconds and 5 git commands to generate.