projects / deliverable / binutils-gdb.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
Automatic date update in version.in
[deliverable/binutils-gdb.git] / include / opcode / ChangeLog
... / ...
CommitLineData
12015-11-02 Nick Clifton <nickc@redhat.com>
2
3 * rx.h (enum RX_Opcode_ID): Add more NOP opcodes.
4
52015-11-02 Nick Clifton <nickc@redhat.com>
6
7 * rx.h (enum RX_Operand_Type): Add RX_Operand_Zero_Indirect.
8
92015-10-28 Yao Qi <yao.qi@linaro.org>
10
11 * aarch64.h (aarch64_decode_insn): Update declaration.
12
132015-10-07 Yao Qi <yao.qi@linaro.org>
14
15 * aarch64.h (aarch64_sys_ins_reg) <template>: Removed.
16 <name>: New field.
17
182015-10-07 Yao Qi <yao.qi@linaro.org>
19
20 * aarch64.h [__cplusplus]: Wrap in extern "C".
21
222015-10-07 Claudiu Zissulescu <claziss@synopsys.com>
23 Cupertino Miranda <cmiranda@synopsys.com>
24
25 * arc-func.h: New file.
26 * arc.h: Likewise.
27
282015-10-02 Yao Qi <yao.qi@linaro.org>
29
30 * aarch64.h (aarch64_zero_register_p): Move the declaration
31 to column one.
32
332015-10-02 Yao Qi <yao.qi@linaro.org>
34
35 * aarch64.h (aarch64_decode_insn): Declare it.
36
372015-09-29 Dominik Vogt <vogt@linux.vnet.ibm.com>
38
39 * s390.h (S390_INSTR_FLAG_HTM): New flag.
40 (S390_INSTR_FLAG_VX): New flag.
41 (S390_INSTR_FLAG_FACILITY_MASK): New flag mask.
42
432015-09-23 Nick Clifton <nickc@redhat.com>
44
45 * ppc.h (PPC_OPSHIFT_INV): Use an unsigned constant when left
46 shifting.
47
482015-09-22 Nick Clifton <nickc@redhat.com>
49
50 * rx.h (enum RX_Size): Add RX_Bad_Size entry.
51
522015-09-09 Daniel Santos <daniel.santos@pobox.com>
53
54 * visium.h (gen_reg_table): Make static.
55 (fp_reg_table): Likewise.
56 (cc_table): Likewise.
57
582015-07-20 Matthew Wahab <matthew.wahab@arm.com>
59
60 * arm.h (ARM_AEXT_V6ZK): Rename to ARM_AEXT_V6KZ.
61 (ARM_AEXT_V6ZKT2): Rename to ARM_AEXT_V6KZT2.
62 (ARM_ARCH_V6ZK): Rename to ARM_ARCH_V6KZ.
63 (ARM_ARCH_V6ZKT2): Rename to ARM_ARCH_V6KZT2.
64
652015-07-03 Alan Modra <amodra@gmail.com>
66
67 * ppc.h (PPC_OPCODE_750, PPC_OPCODE_7450, PPC_OPCODE_860): Define.
68
692015-07-01 Sandra Loosemore <sandra@codesourcery.com>
70 Cesar Philippidis <cesar@codesourcery.com>
71
72 * nios2.h (enum iw_format_type): Add R2 formats.
73 (enum overflow_type): Add signed_immed12_overflow and
74 enumeration_overflow for R2.
75 (struct nios2_opcode): Document new argument letters for R2.
76 (REG_3BIT, REG_LDWM, REG_POP): Define.
77 (includes): Include nios2r2.h.
78 (nios2_r2_opcodes, nios2_num_r2_opcodes): Declare.
79 (nios2_r2_asi_n_mappings, nios2_num_r2_asi_n_mappings): Declare.
80 (nios2_r2_shi_n_mappings, nios2_num_r2_shi_n_mappings): Declare.
81 (nios2_r2_andi_n_mappings, nios2_num_r2_andi_n_mappings): Declare.
82 (nios2_r2_reg3_mappings, nios2_num_r2_reg3_mappings): Declare.
83 (nios2_r2_reg_range_mappings, nios2_num_r2_reg_range_mappings):
84 Declare.
85 * nios2r2.h: New file.
86
872015-06-19 Peter Bergner <bergner@vnet.ibm.com>
88
89 * ppc.h (PPC_OPERAND_OPTIONAL_VALUE): New.
90 (ppc_optional_operand_value): New inline function.
91
922015-06-04 Matthew Wahab <matthew.wahab@arm.com>
93
94 * aarch64.h (AARCH64_V8_1): New.
95
962015-06-03 Matthew Wahab <matthew.wahab@arm.com>
97
98 * arm.h (FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_1): New.
99 (ARM_ARCH_V8_1A): New.
100 (ARM_ARCH_V8_1A_FP): New.
101 (ARM_ARCH_V8_1A_SIMD): New.
102 (ARM_ARCH_V8_1A_CRYPTOV1): New.
103 (ARM_FEATURE_CORE): New.
104
1052015-06-02 Matthew Wahab <matthew.wahab@arm.com>
106
107 * arm.h (ARM_EXT2_PAN): New.
108 (ARM_FEATURE_CORE_HIGH): New.
109
1102015-06-02 Matthew Wahab <matthew.wahab@arm.com>
111
112 * arm.h (ARM_FEATURE_ALL): New.
113
1142015-06-02 Matthew Wahab <matthew.wahab@arm.com>
115
116 * aarch64.h (AARCH64_FEATURE_RDMA): New.
117
1182015-06-02 Matthew Wahab <matthew.wahab@arm.com>
119
120 * aarch64.h (AARCH64_FEATURE_LOR): New.
121
1222015-06-01 Matthew Wahab <matthew.wahab@arm.com>
123
124 * aarch64.h (AARCH64_FEATURE_PAN): New.
125 (aarch64_sys_reg_supported_p): Declare.
126 (aarch64_pstatefield_supported_p): Declare.
127
1282015-04-30 DJ Delorie <dj@redhat.com>
129
130 * rl78.h (RL78_Dis_Isa): New.
131 (rl78_decode_opcode): Add ISA parameter.
132
1332015-03-24 Terry Guo <terry.guo@arm.com>
134
135 * arm.h (arm_feature_set): Extended to provide more available bits.
136 (ARM_ANY): Updated to follow above new definition.
137 (ARM_CPU_HAS_FEATURE): Likewise.
138 (ARM_CPU_IS_ANY): Likewise.
139 (ARM_MERGE_FEATURE_SETS): Likewise.
140 (ARM_CLEAR_FEATURE): Likewise.
141 (ARM_FEATURE): Likewise.
142 (ARM_FEATURE_COPY): New macro.
143 (ARM_FEATURE_EQUAL): Likewise.
144 (ARM_FEATURE_ZERO): Likewise.
145 (ARM_FEATURE_CORE_EQUAL): Likewise.
146 (ARM_FEATURE_LOW): Likewise.
147 (ARM_FEATURE_CORE_LOW): Likewise.
148 (ARM_FEATURE_CORE_COPROC): Likewise.
149
1502015-02-19 Pedro Alves <palves@redhat.com>
151
152 * cgen.h [__cplusplus]: Wrap in extern "C".
153 * msp430-decode.h [__cplusplus]: Likewise.
154 * nios2.h [__cplusplus]: Likewise.
155 * rl78.h [__cplusplus]: Likewise.
156 * rx.h [__cplusplus]: Likewise.
157 * tilegx.h [__cplusplus]: Likewise.
158
1592015-01-28 James Bowman <james.bowman@ftdichip.com>
160
161 * ft32.h: New file.
162
1632015-01-16 Andreas Krebbel <krebbel@linux.vnet.ibm.com>
164
165 * s390.h (s390_opcode_cpu_val): Add S390_OPCODE_Z13.
166
1672015-01-01 Alan Modra <amodra@gmail.com>
168
169 Update year range in copyright notice of all files.
170
1712014-12-27 Anthony Green <green@moxielogic.com>
172
173 * moxie.h (MOXIE_F1_AiB2, MOXIE_F1_ABi2): Renamed from
174 MOXIE_F1_AiB4 and MOXIE_F1_ABi2.
175
1762014-12-06 Eric Botcazou <ebotcazou@adacore.com>
177
178 * visium.h: New file.
179
1802014-11-28 Sandra Loosemore <sandra@codesourcery.com>
181
182 * nios2.h (NIOS2_INSN_ADDI, NIOS2_INSN_ANDI): Delete.
183 (NIOS2_INSN_ORI, NIOS2_INSN_XORI): Delete.
184 (NIOS2_INSN_OPTARG): Renumber.
185
1862014-11-06 Sandra Loosemore <sandra@codesourcery.com>
187
188 * nios2.h (nios2_find_opcode_hash): Add mach parameter to
189 declaration. Fix obsolete comment.
190
1912014-10-23 Sandra Loosemore <sandra@codesourcery.com>
192
193 * nios2.h (enum iw_format_type): New.
194 (struct nios2_opcode): Update comments. Add size and format fields.
195 (NIOS2_INSN_OPTARG): New.
196 (REG_NORMAL, REG_CONTROL, REG_COPROCESSOR): New.
197 (struct nios2_reg): Add regtype field.
198 (GET_INSN_FIELD, SET_INSN_FIELD): Delete.
199 (IW_A_LSB, IW_A_MSB, IW_A_SZ, IW_A_MASK): Delete.
200 (IW_B_LSB, IW_B_MSB, IW_B_SZ, IW_B_MASK): Delete.
201 (IW_C_LSB, IW_C_MSB, IW_C_SZ, IW_C_MASK): Delete.
202 (IW_IMM16_LSB, IW_IMM16_MSB, IW_IMM16_SZ, IW_IMM16_MASK): Delete.
203 (IW_IMM26_LSB, IW_IMM26_MSB, IW_IMM26_SZ, IW_IMM26_MASK): Delete.
204 (IW_OP_LSB, IW_OP_MSB, IW_OP_SZ, IW_OP_MASK): Delete.
205 (IW_OPX_LSB, IW_OPX_MSB, IW_OPX_SZ, IW_OPX_MASK): Delete.
206 (IW_SHIFT_IMM5_LSB, IW_SHIFT_IMM5_MSB): Delete.
207 (IW_SHIFT_IMM5_SZ, IW_SHIFT_IMM5_MASK): Delete.
208 (IW_CONTROL_REGNUM_LSB, IW_CONTROL_REGNUM_MSB): Delete.
209 (IW_CONTROL_REGNUM_SZ, IW_CONTROL_REGNUM_MASK): Delete.
210 (OP_MASK_OP, OP_SH_OP): Delete.
211 (OP_MASK_IOP, OP_SH_IOP): Delete.
212 (OP_MASK_IRD, OP_SH_IRD): Delete.
213 (OP_MASK_IRT, OP_SH_IRT): Delete.
214 (OP_MASK_IRS, OP_SH_IRS): Delete.
215 (OP_MASK_ROP, OP_SH_ROP): Delete.
216 (OP_MASK_RRD, OP_SH_RRD): Delete.
217 (OP_MASK_RRT, OP_SH_RRT): Delete.
218 (OP_MASK_RRS, OP_SH_RRS): Delete.
219 (OP_MASK_JOP, OP_SH_JOP): Delete.
220 (OP_MASK_IMM26, OP_SH_IMM26): Delete.
221 (OP_MASK_RCTL, OP_SH_RCTL): Delete.
222 (OP_MASK_IMM5, OP_SH_IMM5): Delete.
223 (OP_MASK_CACHE_OPX, OP_SH_CACHE_OPX): Delete.
224 (OP_MASK_CACHE_RRS, OP_SH_CACHE_RRS): Delete.
225 (OP_MASK_CUSTOM_A, OP_SH_CUSTOM_A): Delete.
226 (OP_MASK_CUSTOM_B, OP_SH_CUSTOM_B): Delete.
227 (OP_MASK_CUSTOM_C, OP_SH_CUSTOM_C): Delete.
228 (OP_MASK_CUSTOM_N, OP_SH_CUSTOM_N): Delete.
229 (OP_<insn>, OPX_<insn>, OP_MATCH_<insn>, OPX_MATCH_<insn>): Delete.
230 (OP_MASK_<insn>, OP_MASK): Delete.
231 (GET_IW_A, GET_IW_B, GET_IW_C, GET_IW_CONTROL_REGNUM): Delete.
232 (GET_IW_IMM16, GET_IW_IMM26, GET_IW_OP, GET_IW_OPX): Delete.
233 Include nios2r1.h to define new instruction opcode constants
234 and accessors.
235 (nios2_builtin_opcodes): Rename to nios2_r1_opcodes.
236 (bfd_nios2_num_builtin_opcodes): Rename to nios2_num_r1_opcodes.
237 (bfd_nios2_num_opcodes): Rename to nios2_num_opcodes.
238 (NUMOPCODES, NUMREGISTERS): Delete.
239 * nios2r1.h: New file.
240
2412014-10-17 Jose E. Marchesi <jose.marchesi@oracle.com>
242
243 * sparc.h (HWCAP2_VIS3B): Documentation improved.
244
2452014-10-09 Jose E. Marchesi <jose.marchesi@oracle.com>
246
247 * sparc.h (sparc_opcode): new field `hwcaps2'.
248 (HWCAP2_FJATHPLUS): New define.
249 (HWCAP2_VIS3B): Likewise.
250 (HWCAP2_ADP): Likewise.
251 (HWCAP2_SPARC5): Likewise.
252 (HWCAP2_MWAIT): Likewise.
253 (HWCAP2_XMPMUL): Likewise.
254 (HWCAP2_XMONT): Likewise.
255 (HWCAP2_NSEC): Likewise.
256 (HWCAP2_FJATHHPC): Likewise.
257 (HWCAP2_FJDES): Likewise.
258 (HWCAP2_FJAES): Likewise.
259 Document the new operand kind `{', corresponding to the mcdper
260 ancillary state register.
261 Document the new operand kind }, which represents frsd floating
262 point registers (double precision) which must be the same than
263 frs1 in its containing instruction.
264
2652014-09-16 Kuan-Lin Chen <kuanlinchentw@gmail.com>
266
267 * nds32.h: Add new opcode declaration.
268
2692014-09-15 Andrew Bennett <andrew.bennett@imgtec.com>
270 Matthew Fortune <matthew.fortune@imgtec.com>
271
272 * mips.h (mips_operand_type): Add new entries: OP_SAME_RS_RT,
273 OP_CHECK_PREV and OP_NON_ZERO_REG. Add descriptions for the MIPS R6
274 instruction arguments: -a, -b, -d, -s, -t, -u, -v, -w, -x, -y, -A, -B,
275 +I, +O, +R, +:, +\, +", +;
276 (mips_check_prev_operand): New struct.
277 (INSN2_FORBIDDEN_SLOT): New define.
278 (INSN_ISA32R6): New define.
279 (INSN_ISA64R6): New define.
280 (INSN_UPTO32R6): New define.
281 (INSN_UPTO64R6): New define.
282 (mips_isa_table): Add INSN_UPTO32R6 and INSN_UPTO64R6.
283 (ISA_MIPS32R6): New define.
284 (ISA_MIPS64R6): New define.
285 (CPU_MIPS32R6): New define.
286 (CPU_MIPS64R6): New define.
287 (cpu_is_member): Add cases for CPU_MIPS32R6, and CPU_MIPS64R6.
288
2892014-09-03 Jiong Wang <jiong.wang@arm.com>
290
291 * aarch64.h (AARCH64_FEATURE_LSE): New feature added.
292 (aarch64_opnd): Add AARCH64_OPND_PAIRREG.
293 (aarch64_insn_class): Add lse_atomic.
294 (F_LSE_SZ): New field added.
295 (opcode_has_special_coder): Recognize F_LSE_SZ.
296
2972014-08-26 Maciej W. Rozycki <macro@codesourcery.com>
298
299 * mips.h: Document the move of `MICROMIPSOP_*_CODE10' from `B'
300 over to `+J'.
301
3022014-07-29 Matthew Fortune <matthew.fortune@imgtec.com>
303
304 * mips.h (INSN_LOAD_COPROC_DELAY): Rename to...
305 (INSN_LOAD_COPROC): New define.
306 (INSN_COPROC_MOVE_DELAY): Rename to...
307 (INSN_COPROC_MOVE): New define.
308
3092014-07-01 Barney Stratford <barney_stratford@fastmail.fm>
310 Senthil Kumar Selvaraj <senthil_kumar.selvaraj@atmel.com>
311 Pitchumani Sivanupandi <pitchumani.s@atmel.com>
312 Soundararajan <Sounderarajan.D@atmel.com>
313
314 * avr.h (AVR_ISA_TINY): Define avrtiny specific ISA.
315 (AVR_ISA_2xxxa): Define ISA without LPM.
316 (AVR_ISA_AVRTINY): Define avrtiny arch ISA.
317 Add doc for contraint used in 16 bit lds/sts.
318 Adjust ISA group for icall, ijmp, pop and push.
319 Add 16 bit lds/sts encoding and update 32 bit lds/sts constraints.
320
3212014-05-19 Nick Clifton <nickc@redhat.com>
322
323 * msp430.h (struct msp430_operand_s): Add vshift field.
324
3252014-05-07 Andrew Bennett <andrew.bennett@imgtec.com>
326
327 * mips.h (INSN_ISA_MASK): Updated.
328 (INSN_ISA32R3): New define.
329 (INSN_ISA32R5): New define.
330 (INSN_ISA64R3): New define.
331 (INSN_ISA64R5): New define.
332 (INSN_ISA64, INSN_ISA64R2, INSN_ISA3_32, INSN_ISA3_32R2, INSN_ISA4_32
333 INSN_ISA4_32R2, INSN_ISA5_32R2): Renumbered.
334 (mips_isa_table): Add entries for mips32r3, mips32r5, mips64r3 and
335 mips64r5.
336 (INSN_UPTO32R3): New define.
337 (INSN_UPTO32R5): New define.
338 (INSN_UPTO64R3): New define.
339 (INSN_UPTO64R5): New define.
340 (ISA_MIPS32R3): New define.
341 (ISA_MIPS32R5): New define.
342 (ISA_MIPS64R3): New define.
343 (ISA_MIPS64R5): New define.
344 (CPU_MIPS32R3): New define.
345 (CPU_MIPS32R5): New define.
346 (CPU_MIPS64R3): New define.
347 (CPU_MIPS64R5): New define.
348
3492014-05-01 Richard Sandiford <rdsandiford@googlemail.com>
350
351 * mips.h (mips_isa_table): Avoid hard-coding INSN_ISA* values.
352
3532014-04-22 Christian Svensson <blue@cmd.nu>
354
355 * or32.h: Delete.
356
3572014-03-05 Alan Modra <amodra@gmail.com>
358
359 Update copyright years.
360
3612013-12-16 Andrew Bennett <andrew.bennett@imgtec.com>
362
363 * mips.h: Updated description of +o, +u, +v and +w for MIPS and
364 microMIPS.
365
3662013-12-13 Kuan-Lin Chen <kuanlinchentw@gmail.com>
367 Wei-Cheng Wang <cole945@gmail.com>
368
369 * nds32.h: New file for Andes NDS32.
370
3712013-12-07 Mike Frysinger <vapier@gentoo.org>
372
373 * bfin.h: Remove +x file mode.
374
3752013-11-20 Yufeng Zhang <yufeng.zhang@arm.com>
376
377 * aarch64.h (aarch64_pstatefields): Change element type to
378 aarch64_sys_reg.
379
3802013-11-18 Renlin Li <Renlin.Li@arm.com>
381
382 * arm.h (ARM_AEXT_V7VE): New define.
383 (ARM_ARCH_V7VE): New define.
384 (ARM_ARCH_V7A_IDIV_MP_SEC_VIRT): Removed.
385
3862013-11-18 Yufeng Zhang <yufeng.zhang@arm.com>
387
388 Revert
389
390 2013-11-15 Yufeng Zhang <yufeng.zhang@arm.com>
391
392 * aarch64.h (aarch64_sys_reg_readonly_p): New declaration.
393 (aarch64_sys_reg_writeonly_p): Ditto.
394
3952013-11-15 Yufeng Zhang <yufeng.zhang@arm.com>
396
397 * aarch64.h (aarch64_sys_reg_readonly_p): New declaration.
398 (aarch64_sys_reg_writeonly_p): Ditto.
399
4002013-11-05 Yufeng Zhang <yufeng.zhang@arm.com>
401
402 * aarch64.h (aarch64_sys_reg): New typedef.
403 (aarch64_sys_regs): Change to define with the new type.
404 (aarch64_sys_reg_deprecated_p): Declare.
405
4062013-11-05 Yufeng Zhang <yufeng.zhang@arm.com>
407
408 * aarch64.h (enum aarch64_operand_class): Add AARCH64_OPND_CLASS_COND.
409 (enum aarch64_opnd): Add AARCH64_OPND_COND1.
410
4112013-10-14 Chao-ying Fu <Chao-ying.Fu@imgtec.com>
412
413 * mips.h (mips_operand_type): Add OP_IMM_INDEX and OP_REG_INDEX.
414 (mips_reg_operand_type): Add OP_REG_MSA and OP_REG_MSA_CTRL.
415 For MIPS, add comments for +d, +e, +h, +k, +l, +n, +o, +u, +v, +w,
416 +T, +U, +V, +W, +~, +!, +@, +#, +$, +%, +^, +&, +*, +|.
417 For MIPS, update extension character sequences after +.
418 (ASE_MSA): New define.
419 (ASE_MSA64): New define.
420 For microMIPS, add comments for +d, +e, +h, +k, +l, +n, +o, +u, +v, +w,
421 +x, +T, +U, +V, +W, +~, +!, +@, +#, +$, +%, +^, +&, +*, +|.
422 For microMIPS, update extension character sequences after +.
423
4242013-08-23 Yuri Chornoivan <yurchor@ukr.net>
425
426 PR binutils/15834
427 * i960.h: Fix typos.
428
4292013-08-19 Richard Sandiford <rdsandiford@googlemail.com>
430
431 * mips.h: Remove references to "+I" and imm2_expr.
432
4332013-08-19 Richard Sandiford <rdsandiford@googlemail.com>
434
435 * mips.h (M_DEXT, M_DINS): Delete.
436
4372013-08-19 Richard Sandiford <rdsandiford@googlemail.com>
438
439 * mips.h (OP_OPTIONAL_REG): New mips_operand_type.
440 (mips_optional_operand_p): New function.
441
4422013-08-04 Jürgen Urban <JuergenUrban@gmx.de>
443 Richard Sandiford <rdsandiford@googlemail.com>
444
445 * mips.h: Document new VU0 operand characters.
446 (OP_VU0_SUFFIX, OP_VU0_MATCH_SUFFIX): New mips_operand_types.
447 (OP_REG_VF, OP_REG_VI, OP_REG_R5900_I, OP_REG_R5900_Q, OP_REG_R5900_R)
448 (OP_REG_R5900_ACC): New mips_reg_operand_types.
449 (INSN2_VU0_CHANNEL_SUFFIX): New macro.
450 (mips_vu0_channel_mask): Declare.
451
4522013-08-03 Richard Sandiford <rdsandiford@googlemail.com>
453
454 * mips.h (mips_pcrel_operand): Inherit from mips_int_operand.
455 (mips_int_operand_min, mips_int_operand_max): New functions.
456 (mips_decode_pcrel_operand): Use mips_decode_int_operand.
457
4582013-08-01 Richard Sandiford <rdsandiford@googlemail.com>
459
460 * mips.h (mips_decode_reg_operand): New function.
461 (INSN_WRITE_SHIFT, INSN_WRITE_1, INSN_WRITE_2, INSN_WRITE_ALL)
462 (INSN_READ_SHIFT, INSN_READ_1, INSN_READ_2, INSN_READ_3, INSN_READ_4)
463 (INSN_READ_ALL, INSN_READ_GPR_24, INSN_WRITE_GPR_24, INSN_UDI):
464 New macros.
465 (INSN_WRITE_GPR_D, INSN_WRITE_GPR_T, INSN_WRITE_FPR_D)
466 (INSN_WRITE_FPR_S, INSN_WRITE_FPR_T, INSN_READ_GPR_S, INSN_READ_GPR_T)
467 (INSN_READ_FPR_S, INSN_READ_FPR_T, INSN_READ_FPR_R, INSN_WRITE_GPR_S)
468 (INSN2_WRITE_GPR_Z, INSN2_WRITE_FPR_Z, INSN2_READ_GPR_Z)
469 (INSN2_READ_FPR_Z, INSN2_READ_GPR_D, INSN2_READ_FPR_D)
470 (INSN2_WRITE_GPR_MB, INSN2_READ_GPR_MC, INSN2_MOD_GPR_MD)
471 (INSN2_READ_GPR_ME, INSN2_MOD_GPR_MF, INSN2_READ_GPR_MG)
472 (INSN2_READ_GPR_MJ, INSN2_WRITE_GPR_MJ, INSN2_READ_GPR_MP)
473 (INSN2_WRITE_GPR_MP, INSN2_READ_GPR_MQ, INSN2_READ_GP)
474 (INSN2_WRITE_GPR_MH, INSN2_READ_GPR_MMN): Delete. Renumber other
475 macros to cover the gaps.
476 (INSN2_MOD_SP): Replace with...
477 (INSN2_WRITE_SP, INSN2_READ_SP): ...these new macros.
478 (MIPS16_INSN_WRITE_X, MIPS16_INSN_WRITE_Y, MIPS16_INSN_WRITE_Z)
479 (MIPS16_INSN_WRITE_T, MIPS16_INSN_WRITE_31, MIPS16_INSN_WRITE_GPR_Y)
480 (MIPS16_INSN_READ_X, MIPS16_INSN_READ_Y, MIPS16_INSN_READ_Z)
481 (MIPS16_INSN_READ_T, MIPS16_INSN_READ_SP, MIPS16_INSN_READ_GPR_X):
482 Delete.
483
4842013-08-01 Richard Sandiford <rdsandiford@googlemail.com>
485
486 * mips.h (MIPS16_INSN_WRITE_SP, MIPS16_INSN_READ_31)
487 (MIPS16_INSN_READ_PC, MIPS16_INSN_UNCOND_BRANCH)
488 (MIPS16_INSN_COND_BRANCH): Delete.
489
4902013-07-24 Anna Tikhonova <anna.tikhonova@intel.com>
491 Kirill Yukhin <kirill.yukhin@intel.com>
492 Michael Zolotukhin <michael.v.zolotukhin@intel.com>
493
494 * i386.h (BND_PREFIX_OPCODE): New.
495
4962013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
497
498 * mips.h (mips_operand_type): Add OP_ENTRY_EXIT_LIST and
499 OP_SAVE_RESTORE_LIST.
500 (decode_mips16_operand): Declare.
501
5022013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
503
504 * mips.h (mips_operand_type, mips_reg_operand_type): New enums.
505 (mips_operand, mips_int_operand, mips_mapped_int_operand)
506 (mips_msb_operand, mips_reg_operand, mips_reg_pair_operand)
507 (mips_pcrel_operand): New structures.
508 (mips_insert_operand, mips_extract_operand, mips_signed_operand)
509 (mips_decode_int_operand, mips_decode_pcrel_operand): New functions.
510 (decode_mips_operand, decode_micromips_operand): Declare.
511
5122013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
513
514 * mips.h: Document MIPS16 "I" opcode.
515
5162013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
517
518 * mips.h (M_ACLR_OB, M_ASET_OB, M_CACHE_OB, M_CACHEE_OB, M_L_DOB)
519 (M_LB_A, M_LBE_OB, M_LBU_A, M_LBUE_OB, M_LD_A, M_LD_OB, M_LDC2_OB)
520 (M_LDL_OB, M_LDM_OB, M_LDP_OB, M_LDR_OB, M_LH_A, M_LHE_OB, M_LHU_A)
521 (M_LHUE_OB, M_LL_OB, M_LLD_OB, M_LLE_OB, M_LS_A, M_LW_A, M_LWE_OB)
522 (M_LWC0_A, M_LWC1_A, M_LWC2_A, M_LWC2_OB, M_LWC3_A, M_LWL_A, M_LWL_OB)
523 (M_LWLE_OB, M_LWM_OB, M_LWP_OB, M_LWR_A, M_LWR_OB, M_LWRE_OB, M_LWU_OB)
524 (M_PREF_OB, M_PREFE_OB, M_S_DOB, M_SAA_OB, M_SAAD_OB, M_SC_OB)
525 (M_SCD_OB, M_SCE_OB, M_SD_A, M_SD_OB, M_SDC2_OB, M_SDL_OB, M_SDM_OB)
526 (M_SDP_OB, M_SDR_OB, M_SB_A, M_SBE_OB, M_SH_A, M_SHE_OB, M_SW_A)
527 (M_SWE_OB, M_SWC0_A, M_SWC1_A, M_SWC2_A, M_SWC2_OB, M_SWC3_A, M_SWL_A)
528 (M_SWL_OB, M_SWLE_OB, M_SWM_OB, M_SWP_OB, M_SWR_A, M_SWR_OB, M_SWRE_OB)
529 (M_ULD, M_ULH, M_ULHU, M_ULW, M_USH, M_USW, M_USD): Delete.
530 (M_ULD_A, M_ULH_A, M_ULHU_A, M_ULW_A, M_USH_A, M_USW_A, M_USD_A):
531 Rename to...
532 (M_ULD_AB, M_ULH_AB, M_ULHU_AB, M_ULW_AB, M_USH_AB, M_USW_AB)
533 (M_USD_AB): ...these.
534
5352013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
536
537 * mips.h: Remove documentation of "[" and "]". Update documentation
538 of "k" and the MDMX formats.
539
5402013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
541
542 * mips.h: Update documentation of "+s" and "+S".
543
5442013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
545
546 * mips.h: Document "+i".
547
5482013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
549
550 * mips.h: Remove "mi" documentation. Update "mh" documentation.
551 (OP_MASK_MI, OP_SH_MI, MICROMIPSOP_MASK_MI, MICROMIPSOP_MASK_MI):
552 Delete.
553 (INSN2_WRITE_GPR_MHI): Rename to...
554 (INSN2_WRITE_GPR_MH): ...this.
555
5562013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
557
558 * mips.h: Remove documentation of "+D" and "+T".
559
5602013-06-26 Richard Sandiford <rdsandiford@googlemail.com>
561
562 * mips.h: Fix comment for "1": it is now STYPE rather than SHAMT.
563 Use "source" rather than "destination" for microMIPS "G".
564
5652013-06-25 Maciej W. Rozycki <macro@codesourcery.com>
566
567 * mips.h: Add M_JRADDIUSP, M_JRC and M_MOVEP anonymous enum
568 values.
569
5702013-06-23 Richard Sandiford <rdsandiford@googlemail.com>
571
572 * mips.h: Fix comment typo: "G" is _RS rather than _RD for microMIPS.
573
5742013-06-17 Catherine Moore <clm@codesourcery.com>
575 Maciej W. Rozycki <macro@codesourcery.com>
576 Chao-Ying Fu <fu@mips.com>
577
578 * mips.h (OP_SH_EVAOFFSET): Define.
579 (OP_MASK_EVAOFFSET): Define.
580 (INSN_ASE_MASK): Delete.
581 (ASE_EVA): Define.
582 (M_CACHEE_AB, M_CACHEE_OB): New.
583 (M_LBE_OB, M_LBE_AB): New.
584 (M_LBUE_OB, M_LBUE_AB): New.
585 (M_LHE_OB, M_LHE_AB): New.
586 (M_LHUE_OB, M_LHUE_AB): New.
587 (M_LLE_AB, M_LLE_OB): New.
588 (M_LWE_OB, M_LWE_AB): New.
589 (M_LWLE_AB, M_LWLE_OB): New.
590 (M_LWRE_AB, M_LWRE_OB): New.
591 (M_PREFE_AB, M_PREFE_OB): New.
592 (M_SCE_AB, M_SCE_OB): New.
593 (M_SBE_OB, M_SBE_AB): New.
594 (M_SHE_OB, M_SHE_AB): New.
595 (M_SWE_OB, M_SWE_AB): New.
596 (M_SWLE_AB, M_SWLE_OB): New.
597 (M_SWRE_AB, M_SWRE_OB): New.
598 (MICROMIPSOP_SH_EVAOFFSET): Define.
599 (MICROMIPSOP_MASK_EVAOFFSET): Define.
600
6012013-06-12 Sandra Loosemore <sandra@codesourcery.com>
602
603 * nios2.h (OP_MATCH_ERET): Correct eret encoding.
604
6052013-05-22 Jürgen Urban <JuergenUrban@gmx.de>
606
607 * mips.h (M_LQC2_AB, M_SQC2_AB): New macros.
608
6092013-05-09 Andrew Pinski <apinski@cavium.com>
610
611 * mips.h (OP_MASK_CODE10): Correct definition.
612 (OP_SH_CODE10): Likewise.
613 Add a comment that "+J" is used now for OP_*CODE10.
614 (INSN_ASE_MASK): Update.
615 (INSN_VIRT): New macro.
616 (INSN_VIRT64): New macro
617
6182013-05-02 Nick Clifton <nickc@redhat.com>
619
620 * msp430.h: Add patterns for MSP430X instructions.
621
6222013-04-06 David S. Miller <davem@davemloft.net>
623
624 * sparc.h (F_PREFERRED): Define.
625 (F_PREF_ALIAS): Define.
626
6272013-04-03 Nick Clifton <nickc@redhat.com>
628
629 * v850.h (V850_INVERSE_PCREL): Define.
630
6312013-03-27 Alexis Deruelle <alexis.deruelle@gmail.com>
632
633 PR binutils/15068
634 * tic6x-opcode-table.h: Fix patterns for add, ldnw and xor.
635
6362013-03-27 Alexis Deruelle <alexis.deruelle@gmail.com>
637
638 PR binutils/15068
639 * tic6xc-insn-formats.h (FLD): Add use of bitfield array.
640 Add 16-bit opcodes.
641 * tic6xc-opcode-table.h: Add 16-bit insns.
642 * tic6x.h: Add support for 16-bit insns.
643
6442013-03-21 Michael Schewe <michael.schewe@gmx.net>
645
646 * h8300.h: Add MEMRELAX flag for mov.b/w/l @(d:32,ERs),Rd
647 and mov.b/w/l Rs,@(d:32,ERd).
648
6492013-03-20 Alexis Deruelle <alexis.deruelle@gmail.com>
650
651 PR gas/15082
652 * tic6x-opcode-table.h: Rename mpydp's specific operand type macro
653 from ORREGD1324 to ORXREGD1324 and make it cross-path-able through
654 tic6x_operand_xregpair operand coding type.
655 Make mpydp instruction cross-path-able, ie: remove the FIXed 'x'
656 opcode field, usu ORXREGD1324 for the src2 operand and remove the
657 TIC6X_FLAG_NO_CROSS.
658
6592013-03-20 Alexis Deruelle <alexis.deruelle@gmail.com>
660
661 PR gas/15095
662 * tic6x.h (enum tic6x_coding_method): Add
663 tic6x_coding_dreg_(msb|lsb) field coding type in order to encode
664 separately the msb and lsb of a register pair. This is needed to
665 encode the opcodes in the same way as TI assembler does.
666 * tic6x-opcode-table.h: Modify absdp, dpint, dpsp, dptrunc, rcpdp
667 and rsqrdp opcodes to use the new field coding types.
668
6692013-03-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
670
671 * arm.h (CRC_EXT_ARMV8): New constant.
672 (ARCH_CRC_ARMV8): New macro.
673
6742013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
675
676 * aarch64.h (AARCH64_FEATURE_CRC): New macro.
677
6782013-02-06 Sandra Loosemore <sandra@codesourcery.com>
679 Andrew Jenner <andrew@codesourcery.com>
680
681 Based on patches from Altera Corporation.
682
683 * nios2.h: New file.
684
6852013-01-30 Yufeng Zhang <yufeng.zhang@arm.com>
686
687 * aarch64.h (aarch64_op): Add OP_SXTL, OP_SXTL2, OP_UXTL and OP_UXTL2.
688
6892013-01-28 Alexis Deruelle <alexis.deruelle@gmail.com>
690
691 PR gas/15069
692 * tic6x-opcode-table.h: Fix encoding of BNOP instruction.
693
6942013-01-24 Nick Clifton <nickc@redhat.com>
695
696 * v850.h: Add e3v5 support.
697
6982013-01-17 Yufeng Zhang <yufeng.zhang@arm.com>
699
700 * aarch64.h (aarch64_op): Remove OP_V_MOVI_B.
701
7022013-01-10 Peter Bergner <bergner@vnet.ibm.com>
703
704 * ppc.h (PPC_OPCODE_POWER8): New define.
705 (PPC_OPCODE_HTM): Likewise.
706
7072013-01-10 Will Newton <will.newton@imgtec.com>
708
709 * metag.h: New file.
710
7112013-01-07 Kaushik Phatak <kaushik.phatak@kpitcummins.com>
712
713 * cr16.h (make_instruction): Rename to cr16_make_instruction.
714 (match_opcode): Rename to cr16_match_opcode.
715
7162013-01-04 Juergen Urban <JuergenUrban@gmx.de>
717
718 * mips.h: Add support for r5900 instructions including lq and sq.
719
7202013-01-02 Kaushik Phatak <kaushik.phatak@kpitcummins.com>
721
722 * cr16.h (dwordU,wordU): Moved typedefs from cr16-dis.c
723 (make_instruction,match_opcode): Added function prototypes.
724 (cr16_words,cr16_allWords,cr16_currInsn): Declare as extern.
725
7262012-11-23 Alan Modra <amodra@gmail.com>
727
728 * ppc.h (ppc_parse_cpu): Update prototype.
729
7302012-10-14 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
731
732 * hppa.h (pa_opcodes): Use "cX" completer instead of "cx" in fstqx
733 opcodes. Likewise, use "cM" instead of "cm" in fstqs opcodes.
734
7352012-10-04 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
736
737 * s390.h (s390_opcode_cpu_val): Add S390_OPCODE_ZEC12.
738
7392012-09-04 Sergey A. Guriev <sergey.a.guriev@intel.com>
740
741 * ia64.h (ia64_opnd): Add new operand types.
742
7432012-08-21 David S. Miller <davem@davemloft.net>
744
745 * sparc.h (F3F4): New macro.
746
7472012-08-13 Ian Bolton <ian.bolton@arm.com>
748 Laurent Desnogues <laurent.desnogues@arm.com>
749 Jim MacArthur <jim.macarthur@arm.com>
750 Marcus Shawcroft <marcus.shawcroft@arm.com>
751 Nigel Stephens <nigel.stephens@arm.com>
752 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
753 Richard Earnshaw <rearnsha@arm.com>
754 Sofiane Naci <sofiane.naci@arm.com>
755 Tejas Belagod <tejas.belagod@arm.com>
756 Yufeng Zhang <yufeng.zhang@arm.com>
757
758 * aarch64.h: New file.
759
7602012-08-13 Richard Sandiford <rdsandiford@googlemail.com>
761 Maciej W. Rozycki <macro@codesourcery.com>
762
763 * mips.h (mips_opcode): Add the exclusions field.
764 (OPCODE_IS_MEMBER): Remove macro.
765 (cpu_is_member): New inline function.
766 (opcode_is_member): Likewise.
767
7682012-07-31 Chao-Ying Fu <fu@mips.com>
769 Catherine Moore <clm@codesourcery.com>
770 Maciej W. Rozycki <macro@codesourcery.com>
771
772 * mips.h: Document microMIPS DSP ASE usage.
773 (MICROMIPSOP_MASK_DSPACC, MICROMIPSOP_SH_DSPACC): Update for
774 microMIPS DSP ASE support.
775 (MICROMIPSOP_MASK_DSPSFT, MICROMIPSOP_SH_DSPSFT): Likewise.
776 (MICROMIPSOP_MASK_SA3, MICROMIPSOP_SH_SA3): Likewise.
777 (MICROMIPSOP_MASK_SA4, MICROMIPSOP_SH_SA4): Likewise.
778 (MICROMIPSOP_MASK_IMM8, MICROMIPSOP_SH_IMM8): Likewise.
779 (MICROMIPSOP_MASK_IMM10, MICROMIPSOP_SH_IMM10): Likewise.
780 (MICROMIPSOP_MASK_WRDSP, MICROMIPSOP_SH_WRDSP): Likewise.
781 (MICROMIPSOP_MASK_BP, MICROMIPSOP_SH_BP): Likewise.
782
7832012-07-06 Maciej W. Rozycki <macro@codesourcery.com>
784
785 * mips.h: Fix a typo in description.
786
7872012-06-07 Georg-Johann Lay <avr@gjlay.de>
788
789 * avr.h: (AVR_ISA_XCH): New define.
790 (AVR_ISA_XMEGA): Use it.
791 (XCH, LAS, LAT, LAC): New XMEGA opcodes.
792
7932012-05-15 James Murray <jsm@jsm-net.demon.co.uk>
794
795 * m68hc11.h: Add XGate definitions.
796 (struct m68hc11_opcode): Add xg_mask field.
797
7982012-05-14 Catherine Moore <clm@codesourcery.com>
799 Maciej W. Rozycki <macro@codesourcery.com>
800 Rhonda Wittels <rhonda@codesourcery.com>
801
802 * ppc.h (PPC_OPCODE_VLE): New definition.
803 (PPC_OP_SA): New macro.
804 (PPC_OP_SE_VLE): New macro.
805 (PPC_OP): Use a variable shift amount.
806 (powerpc_operand): Update comments.
807 (PPC_OPSHIFT_INV): New macro.
808 (PPC_OPERAND_CR): Replace with...
809 (PPC_OPERAND_CR_BIT): ...this and
810 (PPC_OPERAND_CR_REG): ...this.
811
812
8132012-05-03 Sean Keys <skeys@ipdatasys.com>
814
815 * xgate.h: Header file for XGATE assembler.
816
8172012-04-27 David S. Miller <davem@davemloft.net>
818
819 * sparc.h: Document new arg code' )' for crypto RS3
820 immediates.
821
822 * sparc.h (struct sparc_opcode): New field 'hwcaps'.
823 F_MUL32, F_DIV32, F_FDMULD, F_V8PLUS, F_POPC, F_VIS, F_VIS2,
824 F_ASI_BLK_INIT, F_FMAF, F_VIS3, F_HPC, F_RANDOM, F_TRANS,
825 F_FJFMAU, F_IMA, F_ASI_CACHE_SPARING, F_HWCAP_MASK): Delete.
826 (HWCAP_MUL32, HWCAP_DIV32, HWCAP_FSMULD, HWCAP_V8PLUS, HWCAP_POPC,
827 HWCAP_VIS, HWCAP_VIS2, HWCAP_ASI_BLK_INIT, HWCAP_FMAF,
828 HWCAP_VIS3, HWCAP_HPC, HWCAP_RANDOM, HWCAP_TRANS, HWCAP_FJFMAU,
829 HWCAP_IMA, HWCAP_ASI_CACHE_SPARING, HWCAP_AES, HWCAP_DES,
830 HWCAP_KASUMI, HWCAP_CAMELLIA, HWCAP_MD5, HWCAP_SHA1,
831 HWCAP_SHA256, HWCAP_SHA512, HWCAP_MPMUL, HWCAP_MONT, HWCAP_PAUSE,
832 HWCAP_CBCOND, HWCAP_CRC32): New defines.
833
8342012-03-10 Edmar Wienskoski <edmar@freescale.com>
835
836 * ppc.h: Add PPC_OPCODE_ALTIVEC2, PPC_OPCODE_E6500, PPC_OPCODE_TMR.
837
8382012-02-27 Alan Modra <amodra@gmail.com>
839
840 * crx.h (cst4_map): Update declaration.
841
8422012-02-25 Walter Lee <walt@tilera.com>
843
844 * tilegx.h (tilegx_mnemonic): Add TILEGX_OPC_LD4S_TLS,
845 TILEGX_OPC_LD_TLS.
846 * tilepro.h (tilepro_mnemonic): Add TILEPRO_OPC_LW_TLS,
847 TILEPRO_OPC_LW_TLS_SN.
848
8492012-02-08 H.J. Lu <hongjiu.lu@intel.com>
850
851 * i386.h (XACQUIRE_PREFIX_OPCODE): New.
852 (XRELEASE_PREFIX_OPCODE): Likewise.
853
8542011-12-08 Andrew Pinski <apinski@cavium.com>
855 Adam Nemet <anemet@caviumnetworks.com>
856
857 * mips.h (INSN_CHIP_MASK): Update according to INSN_OCTEON2.
858 (INSN_OCTEON2): New macro.
859 (CPU_OCTEON2): New macro.
860 (OPCODE_IS_MEMBER): Add Octeon2.
861
8622011-11-29 Andrew Pinski <apinski@cavium.com>
863
864 * mips.h (INSN_CHIP_MASK): Update according to INSN_OCTEONP.
865 (INSN_OCTEONP): New macro.
866 (CPU_OCTEONP): New macro.
867 (OPCODE_IS_MEMBER): Add Octeon+.
868 (M_SAA_AB, M_SAAD_AB, M_SAA_OB, M_SAAD_OB): New enum values.
869
8702011-11-01 DJ Delorie <dj@redhat.com>
871
872 * rl78.h: New file.
873
8742011-10-24 Maciej W. Rozycki <macro@codesourcery.com>
875
876 * mips.h: Fix a typo in description.
877
8782011-09-21 David S. Miller <davem@davemloft.net>
879
880 * sparc.h (struct sparc_opcode): Expand 'flags' to unsigned int.
881 (F_MUL32, F_DIV32, F_FSMULD, F_V8PLUS, F_POPC, F_VIS, F_VIS2,
882 F_ASI_BLK_INIT, F_FMAF, F_VIS3, F_HPC, F_RANDOM, F_TRANS,
883 F_FJFMAU, F_IMA, F_ASI_CACHE_SPARING): New flag bits.
884
8852011-08-09 Chao-ying Fu <fu@mips.com>
886 Maciej W. Rozycki <macro@codesourcery.com>
887
888 * mips.h (OP_MASK_3BITPOS, OP_SH_3BITPOS): New macros.
889 (OP_MASK_OFFSET12, OP_SH_OFFSET12): Redefine.
890 (INSN_ASE_MASK): Add the MCU bit.
891 (INSN_MCU): New macro.
892 (M_ACLR_AB, M_ACLR_OB, M_ASET_AB, M_ASET_OB): New enum values.
893 (MICROMIPSOP_MASK_3BITPOS, MICROMIPSOP_SH_3BITPOS): New macros.
894
8952011-08-09 Maciej W. Rozycki <macro@codesourcery.com>
896
897 * mips.h (INSN_WRITE_GPR_S, INSN2_WRITE_GPR_MB): New macros.
898 (INSN2_READ_GPR_MC, INSN2_READ_GPR_ME): Likewise.
899 (INSN2_WRITE_GPR_MF, INSN2_READ_GPR_MG): Likewise.
900 (INSN2_READ_GPR_MJ, INSN2_WRITE_GPR_MJ): Likewise.
901 (INSN2_READ_GPR_MP, INSN2_WRITE_GPR_MP): Likewise.
902 (INSN2_READ_GPR_MQ, INSN2_WRITE_GPR_MHI): Likewise.
903 (INSN2_READ_GPR_MMN): Likewise.
904 (INSN2_READ_FPR_D): Change the bit used.
905 (INSN2_MOD_GPR_MD, INSN2_MOD_GPR_MF): Likewise.
906 (INSN2_MOD_SP, INSN2_READ_GPR_31, INSN2_READ_GP): Likewise.
907 (INSN2_READ_PC, INSN2_UNCOND_BRANCH): Likewise.
908 (INSN2_COND_BRANCH): Likewise.
909 (INSN2_WRITE_GPR_S, INSN2_MOD_GPR_MB): Remove macros.
910 (INSN2_MOD_GPR_MC, INSN2_MOD_GPR_ME, INSN2_MOD_GPR_MG): Likewise.
911 (INSN2_MOD_GPR_MJ, INSN2_MOD_GPR_MP, INSN2_MOD_GPR_MQ): Likewise.
912 (INSN2_MOD_GPR_MHI, INSN2_MOD_GPR_MM): Likewise.
913 (INSN2_MOD_GPR_MN): Likewise.
914
9152011-08-05 David S. Miller <davem@davemloft.net>
916
917 * sparc.h: Document new format codes '4', '5', and '('.
918 (OPF_LOW4, RS3): New macros.
919
9202011-08-03 Maciej W. Rozycki <macro@codesourcery.com>
921
922 * mips.h: Document the use of FP_D in MIPS16 mode. Adjust the
923 order of flags documented.
924
9252011-07-29 Maciej W. Rozycki <macro@codesourcery.com>
926
927 * mips.h: Clarify the description of microMIPS instruction
928 manipulation macros.
929 (MICROMIPSOP_MASK_MAJOR, MICROMIPSOP_SH_MAJOR): Remove macros.
930
9312011-07-24 Chao-ying Fu <fu@mips.com>
932 Maciej W. Rozycki <macro@codesourcery.com>
933
934 * mips.h (OP_MASK_EXTLSB, OP_SH_EXTLSB): New macros.
935 (OP_MASK_STYPE, OP_SH_STYPE): Likewise.
936 (OP_MASK_CODE10, OP_SH_CODE10): Likewise.
937 (OP_MASK_TRAP, OP_SH_TRAP): Likewise.
938 (OP_MASK_OFFSET12, OP_SH_OFFSET12): Likewise.
939 (OP_MASK_OFFSET10, OP_SH_OFFSET10): Likewise.
940 (OP_MASK_RS3, OP_SH_RS3): Likewise.
941 (OP_MASK_MB, OP_SH_MB, OP_MASK_MC, OP_SH_MC): Likewise.
942 (OP_MASK_MD, OP_SH_MD, OP_MASK_ME, OP_SH_ME): Likewise.
943 (OP_MASK_MF, OP_SH_MF, OP_MASK_MG, OP_SH_MG): Likewise.
944 (OP_MASK_MJ, OP_SH_MJ, OP_MASK_ML, OP_SH_ML): Likewise.
945 (OP_MASK_MP, OP_SH_MP, OP_MASK_MQ, OP_SH_MQ): Likewise.
946 (OP_MASK_IMMA, OP_SH_IMMA, OP_MASK_IMMB, OP_SH_IMMB): Likewise.
947 (OP_MASK_IMMC, OP_SH_IMMC, OP_MASK_IMMF, OP_SH_IMMF): Likewise.
948 (OP_MASK_IMMG, OP_SH_IMMG, OP_MASK_IMMH, OP_SH_IMMH): Likewise.
949 (OP_MASK_IMMI, OP_SH_IMMI, OP_MASK_IMMJ, OP_SH_IMMJ): Likewise.
950 (OP_MASK_IMML, OP_SH_IMML, OP_MASK_IMMM, OP_SH_IMMM): Likewise.
951 (OP_MASK_IMMN, OP_SH_IMMN, OP_MASK_IMMO, OP_SH_IMMO): Likewise.
952 (OP_MASK_IMMP, OP_SH_IMMP, OP_MASK_IMMQ, OP_SH_IMMQ): Likewise.
953 (OP_MASK_IMMU, OP_SH_IMMU, OP_MASK_IMMW, OP_SH_IMMW): Likewise.
954 (OP_MASK_IMMX, OP_SH_IMMX, OP_MASK_IMMY, OP_SH_IMMY): Likewise.
955 (INSN_WRITE_GPR_S): New macro.
956 (INSN2_BRANCH_DELAY_16BIT, INSN2_BRANCH_DELAY_32BIT): Likewise.
957 (INSN2_READ_FPR_D): Likewise.
958 (INSN2_MOD_GPR_MB, INSN2_MOD_GPR_MC): Likewise.
959 (INSN2_MOD_GPR_MD, INSN2_MOD_GPR_ME): Likewise.
960 (INSN2_MOD_GPR_MF, INSN2_MOD_GPR_MG): Likewise.
961 (INSN2_MOD_GPR_MJ, INSN2_MOD_GPR_MP): Likewise.
962 (INSN2_MOD_GPR_MQ, INSN2_MOD_SP): Likewise.
963 (INSN2_READ_GPR_31, INSN2_READ_GP, INSN2_READ_PC): Likewise.
964 (INSN2_UNCOND_BRANCH, INSN2_COND_BRANCH): Likewise.
965 (INSN2_MOD_GPR_MHI, INSN2_MOD_GPR_MM, INSN2_MOD_GPR_MN): Likewise.
966 (CPU_MICROMIPS): New macro.
967 (M_BC1FL, M_BC1TL, M_BC2FL, M_BC2TL): New enum values.
968 (M_BEQL, M_BGEZ, M_BGEZL, M_BGEZALL, M_BGTZ, M_BGTZL): Likewise.
969 (M_BLEZ, M_BLEZL, M_BLTZ, M_BLTZL, M_BLTZALL, M_BNEL): Likewise.
970 (M_CACHE_OB, M_JALS_1, M_JALS_2, M_JALS_A): Likewise.
971 (M_LDC2_OB, M_LDL_OB, M_LDM_AB, M_LDM_OB): Likewise.
972 (M_LDP_AB, M_LDP_OB, M_LDR_OB, M_LL_OB, M_LLD_OB): Likewise.
973 (M_LWC2_OB, M_LWL_OB, M_LWM_AB, M_LWM_OB): Likewise.
974 (M_LWP_AB, M_LWP_OB, M_LWR_OB): Likewise.
975 (M_LWU_OB, M_PREF_OB, M_SC_OB, M_SCD_OB): Likewise.
976 (M_SDC2_OB, M_SDL_OB, M_SDM_AB, M_SDM_OB): Likewise.
977 (M_SDP_AB, M_SDP_OB, M_SDR_OB): Likewise.
978 (M_SWC2_OB, M_SWL_OB, M_SWM_AB, M_SWM_OB): Likewise.
979 (M_SWP_AB, M_SWP_OB, M_SWR_OB): Likewise.
980 (MICROMIPSOP_MASK_MAJOR, MICROMIPSOP_SH_MAJOR): New macros.
981 (MICROMIPSOP_MASK_IMMEDIATE, MICROMIPSOP_SH_IMMEDIATE): Likewise.
982 (MICROMIPSOP_MASK_DELTA, MICROMIPSOP_SH_DELTA): Likewise.
983 (MICROMIPSOP_MASK_CODE10, MICROMIPSOP_SH_CODE10): Likewise.
984 (MICROMIPSOP_MASK_TRAP, MICROMIPSOP_SH_TRAP): Likewise.
985 (MICROMIPSOP_MASK_SHAMT, MICROMIPSOP_SH_SHAMT): Likewise.
986 (MICROMIPSOP_MASK_TARGET, MICROMIPSOP_SH_TARGET): Likewise.
987 (MICROMIPSOP_MASK_EXTLSB, MICROMIPSOP_SH_EXTLSB): Likewise.
988 (MICROMIPSOP_MASK_EXTMSBD, MICROMIPSOP_SH_EXTMSBD): Likewise.
989 (MICROMIPSOP_MASK_INSMSB, MICROMIPSOP_SH_INSMSB): Likewise.
990 (MICROMIPSOP_MASK_CODE, MICROMIPSOP_SH_CODE): Likewise.
991 (MICROMIPSOP_MASK_CODE2, MICROMIPSOP_SH_CODE2): Likewise.
992 (MICROMIPSOP_MASK_CACHE, MICROMIPSOP_SH_CACHE): Likewise.
993 (MICROMIPSOP_MASK_SEL, MICROMIPSOP_SH_SEL): Likewise.
994 (MICROMIPSOP_MASK_OFFSET12, MICROMIPSOP_SH_OFFSET12): Likewise.
995 (MICROMIPSOP_MASK_3BITPOS, MICROMIPSOP_SH_3BITPOS): Likewise.
996 (MICROMIPSOP_MASK_STYPE, MICROMIPSOP_SH_STYPE): Likewise.
997 (MICROMIPSOP_MASK_OFFSET10, MICROMIPSOP_SH_OFFSET10): Likewise.
998 (MICROMIPSOP_MASK_RS, MICROMIPSOP_SH_RS): Likewise.
999 (MICROMIPSOP_MASK_RT, MICROMIPSOP_SH_RT): Likewise.
1000 (MICROMIPSOP_MASK_RD, MICROMIPSOP_SH_RD): Likewise.
1001 (MICROMIPSOP_MASK_FS, MICROMIPSOP_SH_FS): Likewise.
1002 (MICROMIPSOP_MASK_FT, MICROMIPSOP_SH_FT): Likewise.
1003 (MICROMIPSOP_MASK_FD, MICROMIPSOP_SH_FD): Likewise.
1004 (MICROMIPSOP_MASK_FR, MICROMIPSOP_SH_FR): Likewise.
1005 (MICROMIPSOP_MASK_RS3, MICROMIPSOP_SH_RS3): Likewise.
1006 (MICROMIPSOP_MASK_PREFX, MICROMIPSOP_SH_PREFX): Likewise.
1007 (MICROMIPSOP_MASK_BCC, MICROMIPSOP_SH_BCC): Likewise.
1008 (MICROMIPSOP_MASK_CCC, MICROMIPSOP_SH_CCC): Likewise.
1009 (MICROMIPSOP_MASK_COPZ, MICROMIPSOP_SH_COPZ): Likewise.
1010 (MICROMIPSOP_MASK_MB, MICROMIPSOP_SH_MB): Likewise.
1011 (MICROMIPSOP_MASK_MC, MICROMIPSOP_SH_MC): Likewise.
1012 (MICROMIPSOP_MASK_MD, MICROMIPSOP_SH_MD): Likewise.
1013 (MICROMIPSOP_MASK_ME, MICROMIPSOP_SH_ME): Likewise.
1014 (MICROMIPSOP_MASK_MF, MICROMIPSOP_SH_MF): Likewise.
1015 (MICROMIPSOP_MASK_MG, MICROMIPSOP_SH_MG): Likewise.
1016 (MICROMIPSOP_MASK_MH, MICROMIPSOP_SH_MH): Likewise.
1017 (MICROMIPSOP_MASK_MI, MICROMIPSOP_SH_MI): Likewise.
1018 (MICROMIPSOP_MASK_MJ, MICROMIPSOP_SH_MJ): Likewise.
1019 (MICROMIPSOP_MASK_ML, MICROMIPSOP_SH_ML): Likewise.
1020 (MICROMIPSOP_MASK_MM, MICROMIPSOP_SH_MM): Likewise.
1021 (MICROMIPSOP_MASK_MN, MICROMIPSOP_SH_MN): Likewise.
1022 (MICROMIPSOP_MASK_MP, MICROMIPSOP_SH_MP): Likewise.
1023 (MICROMIPSOP_MASK_MQ, MICROMIPSOP_SH_MQ): Likewise.
1024 (MICROMIPSOP_MASK_IMMA, MICROMIPSOP_SH_IMMA): Likewise.
1025 (MICROMIPSOP_MASK_IMMB, MICROMIPSOP_SH_IMMB): Likewise.
1026 (MICROMIPSOP_MASK_IMMC, MICROMIPSOP_SH_IMMC): Likewise.
1027 (MICROMIPSOP_MASK_IMMD, MICROMIPSOP_SH_IMMD): Likewise.
1028 (MICROMIPSOP_MASK_IMME, MICROMIPSOP_SH_IMME): Likewise.
1029 (MICROMIPSOP_MASK_IMMF, MICROMIPSOP_SH_IMMF): Likewise.
1030 (MICROMIPSOP_MASK_IMMG, MICROMIPSOP_SH_IMMG): Likewise.
1031 (MICROMIPSOP_MASK_IMMH, MICROMIPSOP_SH_IMMH): Likewise.
1032 (MICROMIPSOP_MASK_IMMI, MICROMIPSOP_SH_IMMI): Likewise.
1033 (MICROMIPSOP_MASK_IMMJ, MICROMIPSOP_SH_IMMJ): Likewise.
1034 (MICROMIPSOP_MASK_IMML, MICROMIPSOP_SH_IMML): Likewise.
1035 (MICROMIPSOP_MASK_IMMM, MICROMIPSOP_SH_IMMM): Likewise.
1036 (MICROMIPSOP_MASK_IMMN, MICROMIPSOP_SH_IMMN): Likewise.
1037 (MICROMIPSOP_MASK_IMMO, MICROMIPSOP_SH_IMMO): Likewise.
1038 (MICROMIPSOP_MASK_IMMP, MICROMIPSOP_SH_IMMP): Likewise.
1039 (MICROMIPSOP_MASK_IMMQ, MICROMIPSOP_SH_IMMQ): Likewise.
1040 (MICROMIPSOP_MASK_IMMU, MICROMIPSOP_SH_IMMU): Likewise.
1041 (MICROMIPSOP_MASK_IMMW, MICROMIPSOP_SH_IMMW): Likewise.
1042 (MICROMIPSOP_MASK_IMMX, MICROMIPSOP_SH_IMMX): Likewise.
1043 (MICROMIPSOP_MASK_IMMY, MICROMIPSOP_SH_IMMY): Likewise.
1044 (MICROMIPSOP_MASK_CODE, MICROMIPSOP_SH_CODE): Likewise.
1045 (MICROMIPSOP_MASK_CODE2, MICROMIPSOP_SH_CODE2): Likewise.
1046 (MICROMIPSOP_MASK_CACHE, MICROMIPSOP_SH_CACHE): Likewise.
1047 (MICROMIPSOP_MASK_CODE20, MICROMIPSOP_SH_CODE20): Likewise.
1048 (MICROMIPSOP_MASK_PERFREG, MICROMIPSOP_SH_PERFREG): Likewise.
1049 (MICROMIPSOP_MASK_CODE19, MICROMIPSOP_SH_CODE19): Likewise.
1050 (MICROMIPSOP_MASK_ALN, MICROMIPSOP_SH_ALN): Likewise.
1051 (MICROMIPSOP_MASK_VECBYTE, MICROMIPSOP_SH_VECBYTE): Likewise.
1052 (MICROMIPSOP_MASK_VECALIGN, MICROMIPSOP_SH_VECALIGN): Likewise.
1053 (MICROMIPSOP_MASK_DSPACC, MICROMIPSOP_SH_DSPACC): Likewise.
1054 (MICROMIPSOP_MASK_DSPACC_S, MICROMIPSOP_SH_DSPACC_S): Likewise.
1055 (MICROMIPSOP_MASK_DSPSFT, MICROMIPSOP_SH_DSPSFT): Likewise.
1056 (MICROMIPSOP_MASK_DSPSFT_7, MICROMIPSOP_SH_DSPSFT_7): Likewise.
1057 (MICROMIPSOP_MASK_SA3, MICROMIPSOP_SH_SA3): Likewise.
1058 (MICROMIPSOP_MASK_SA4, MICROMIPSOP_SH_SA4): Likewise.
1059 (MICROMIPSOP_MASK_IMM8, MICROMIPSOP_SH_IMM8): Likewise.
1060 (MICROMIPSOP_MASK_IMM10, MICROMIPSOP_SH_IMM10): Likewise.
1061 (MICROMIPSOP_MASK_WRDSP, MICROMIPSOP_SH_WRDSP): Likewise.
1062 (MICROMIPSOP_MASK_RDDSP, MICROMIPSOP_SH_RDDSP): Likewise.
1063 (MICROMIPSOP_MASK_BP, MICROMIPSOP_SH_BP): Likewise.
1064 (MICROMIPSOP_MASK_MT_U, MICROMIPSOP_SH_MT_U): Likewise.
1065 (MICROMIPSOP_MASK_MT_H, MICROMIPSOP_SH_MT_H): Likewise.
1066 (MICROMIPSOP_MASK_MTACC_T, MICROMIPSOP_SH_MTACC_T): Likewise.
1067 (MICROMIPSOP_MASK_MTACC_D, MICROMIPSOP_SH_MTACC_D): Likewise.
1068 (MICROMIPSOP_MASK_BBITIND, MICROMIPSOP_SH_BBITIND): Likewise.
1069 (MICROMIPSOP_MASK_CINSPOS, MICROMIPSOP_SH_CINSPOS): Likewise.
1070 (MICROMIPSOP_MASK_CINSLM1, MICROMIPSOP_SH_CINSLM1): Likewise.
1071 (MICROMIPSOP_MASK_SEQI, MICROMIPSOP_SH_SEQI): Likewise.
1072 (micromips_opcodes): New declaration.
1073 (bfd_micromips_num_opcodes): Likewise.
1074
10752011-07-24 Maciej W. Rozycki <macro@codesourcery.com>
1076
1077 * mips.h (INSN_TRAP): Rename to...
1078 (INSN_NO_DELAY_SLOT): ... this.
1079 (INSN_SYNC): Remove macro.
1080
10812011-07-01 Eric B. Weddington <eric.weddington@atmel.com>
1082
1083 * avr.h (AVR_ISA_AVR6): Remove AVR_ISA_SPMX as it was actually
1084 a duplicate of AVR_ISA_SPM.
1085
10862011-07-01 Nick Clifton <nickc@redhat.com>
1087
1088 * avr.h (AVR_ISA_AVR6): Fix typo, adding AVR_ISA_SPMX.
1089
10902011-06-18 Robin Getz <robin.getz@analog.com>
1091
1092 * bfin.h (is_macmod_signed): New func
1093
10942011-06-18 Mike Frysinger <vapier@gentoo.org>
1095
1096 * bfin.h (is_macmod_pmove): Add missing space before func args.
1097 (is_macmod_hmove): Likewise.
1098
10992011-06-13 Walter Lee <walt@tilera.com>
1100
1101 * tilegx.h: New file.
1102 * tilepro.h: New file.
1103
11042011-05-31 Paul Brook <paul@codesourcery.com>
1105
1106 * arm.h (ARM_ARCH_V7R_IDIV): Define.
1107
11082011-05-24 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
1109
1110 * s390.h: Replace S390_OPERAND_REG_EVEN with
1111 S390_OPERAND_REG_PAIR.
1112
11132011-05-24 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
1114
1115 * s390.h: Add S390_OPCODE_REG_EVEN flag.
1116
11172011-04-18 Julian Brown <julian@codesourcery.com>
1118
1119 * arm.h (ARM_AEXT_V7_ARM): Remove ARM_EXT_OS from bitmask.
1120
11212011-04-11 Dan McDonald <dan@wellkeeper.com>
1122
1123 PR gas/12296
1124 * arm.h (ARM_AEXT_V7_ARM): Add ARM_EXT_OS.
1125
11262011-03-22 Eric B. Weddington <eric.weddington@atmel.com>
1127
1128 * avr.h (AVR_ISA_SPMX,AVR_ISA_DES,AVR_ISA_M256,AVR_ISA_XMEGA):
1129 New instruction set flags.
1130 (AVR_INSN): Add new instructions for SPM Z+, DES for XMEGA.
1131
11322011-02-28 Maciej W. Rozycki <macro@codesourcery.com>
1133
1134 * mips.h (M_PREF_AB): New enum value.
1135
11362011-02-12 Mike Frysinger <vapier@gentoo.org>
1137
1138 * bfin.h (M_S2RND, M_T, M_W32, M_FU, M_TFU, M_IS, M_ISS2, M_IH,
1139 M_IU): Define.
1140 (is_macmod_pmove, is_macmod_hmove): New functions.
1141
11422011-02-11 Mike Frysinger <vapier@gentoo.org>
1143
1144 * bfin.h: Add OPCODE_BFIN_H ifdef multiple include protection.
1145
11462011-02-04 Bernd Schmidt <bernds@codesourcery.com>
1147
1148 * tic6x-opcode-table.h (cmtl, ll, sl): Available on C64XP.
1149 * tic6x.h (TIC6X_INSN_ATOMIC): Remove.
1150
11512010-12-31 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1152
1153 PR gas/11395
1154 * hppa.h (pa_opcodes): Revert last change. Exchange 32 and 64-bit
1155 "bb" entries.
1156
11572010-12-26 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1158
1159 PR gas/11395
1160 * hppa.h: Clear "d" bit in "add" and "sub" patterns.
1161
11622010-12-18 Richard Sandiford <rdsandiford@googlemail.com>
1163
1164 * mips.h: Update commentary after last commit.
1165
11662010-12-18 Mingjie Xing <mingjie.xing@gmail.com>
1167
1168 * mips.h (OP_*_OFFSET_A, OP_*_OFFSET_B, OP_*_OFFSET_C)
1169 (OP_*_RZ, OP_*_FZ, INSN2_M_FP_D, INSN2_WRITE_GPR_Z, INSN2_WRITE_FPR_Z)
1170 (INSN2_READ_GPR_Z, INSN2_READ_FPR_Z, INSN2_READ_GPR_D): Define.
1171
11722010-11-25 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
1173
1174 * s390.h (enum s390_opcode_cpu_val): Add S390_OPCODE_MAXCPU.
1175
11762010-11-23 Richard Sandiford <rdsandiford@googlemail.com>
1177
1178 * mips.h: Fix previous commit.
1179
11802010-11-23 Maciej W. Rozycki <macro@linux-mips.org>
1181
1182 * mips.h (INSN_CHIP_MASK): Update according to INSN_LOONGSON_3A.
1183 (INSN_LOONGSON_3A): Clear bit 31.
1184
11852010-11-15 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
1186
1187 PR gas/12198
1188 * arm.h (ARM_AEXT_V6M_ONLY): New define.
1189 (ARM_AEXT_V6M): Rewrite in terms of ARM_AEXT_V6M_ONLY.
1190 (ARM_ARCH_V6M_ONLY): New define.
1191
11922010-11-11 Mingming Sun <mingm.sun@gmail.com>
1193
1194 * mips.h (INSN_LOONGSON_3A): Defined.
1195 (CPU_LOONGSON_3A): Defined.
1196 (OPCODE_IS_MEMBER): Add LOONGSON_3A.
1197
11982010-10-09 Matt Rice <ratmice@gmail.com>
1199
1200 * cgen.h (CGEN_ATTR, CGEN_ATTR_TYPE): Rename bool attribute to bool_.
1201 (CGEN_ATTR_BOOLS, CGEN_ATTR_CGEN_INSN_ALIAS_VALUE): Likewise.
1202
12032010-09-23 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
1204
1205 * arm.h (ARM_EXT_VIRT): New define.
1206 (ARM_ARCH_V7A_IDIV_MP_SEC): Rename...
1207 (ARM_ARCH_V7A_IDIV_MP_SEC_VIRT): ...to this and include Virtualization
1208 Extensions.
1209
12102010-09-23 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
1211
1212 * arm.h (ARM_AEXT_ADIV): New define.
1213 (ARM_ARCH_V7A_IDIV_MP_SEC): Likewise.
1214
12152010-09-23 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
1216
1217 * arm.h (ARM_EXT_OS): New define.
1218 (ARM_AEXT_V6SM): Likewise.
1219 (ARM_ARCH_V6SM): Likewise.
1220
12212010-09-23 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
1222
1223 * arm.h (ARM_EXT_MP): Add.
1224 (ARM_ARCH_V7A_MP): Likewise.
1225
12262010-09-22 Mike Frysinger <vapier@gentoo.org>
1227
1228 * bfin.h: Declare pseudoChr structs/defines.
1229
12302010-09-21 Mike Frysinger <vapier@gentoo.org>
1231
1232 * bfin.h: Strip trailing whitespace.
1233
12342010-07-29 DJ Delorie <dj@redhat.com>
1235
1236 * rx.h (RX_Operand_Type): Add TwoReg.
1237 (RX_Opcode_ID): Remove ediv and ediv2.
1238
12392010-07-27 DJ Delorie <dj@redhat.com>
1240
1241 * rx.h (RX_Opcode_ID): Add nop2 and nop3 for statistics.
1242
12432010-07-23 Naveen.H.S <naveen.S@kpitcummins.com>
1244 Ina Pandit <ina.pandit@kpitcummins.com>
1245
1246 * v850.h: Define PROCESSOR_MASK, PROCESSOR_OPTION_EXTENSION,
1247 PROCESSOR_OPTION_ALIAS, PROCESSOR_V850E2, PROCESSOR_V850E2V3 and
1248 PROCESSOR_V850E2_ALL.
1249 Remove PROCESSOR_V850EA support.
1250 (v850_operand): Define V850_OPERAND_EP, V850_OPERAND_FLOAT_CC,
1251 V850_OPERAND_VREG, V850E_IMMEDIATE16, V850E_IMMEDIATE16HI,
1252 V850E_IMMEDIATE23, V850E_IMMEDIATE32, V850_OPERAND_SIGNED,
1253 V850_OPERAND_DISP, V850_PCREL, V850_REG_EVEN, V850E_PUSH_POP,
1254 V850_NOT_IMM0, V850_NOT_SA, V850_OPERAND_BANG and
1255 V850_OPERAND_PERCENT.
1256 Update V850_OPERAND_SRG, V850_OPERAND_CC, V850_OPERAND_RELAX and
1257 V850_NOT_R0.
1258 Remove V850_OPERAND_SIGNED, V850_OPERAND_EP, V850_OPERAND_DISP
1259 and V850E_PUSH_POP
1260
12612010-07-06 Maciej W. Rozycki <macro@codesourcery.com>
1262
1263 * mips.h (MIPS16_INSN_UNCOND_BRANCH): New macro.
1264 (MIPS16_INSN_BRANCH): Rename to...
1265 (MIPS16_INSN_COND_BRANCH): ... this.
1266
12672010-07-03 Alan Modra <amodra@gmail.com>
1268
1269 * ppc.h (PPC_OPCODE_32, PPC_OPCODE_BOOKE64, PPC_OPCODE_CLASSIC): Delete.
1270 Renumber other PPC_OPCODE defines.
1271
12722010-07-03 Alan Modra <amodra@gmail.com>
1273
1274 * ppc.h (PPC_OPCODE_COMMON): Expand comment.
1275
12762010-06-29 Alan Modra <amodra@gmail.com>
1277
1278 * maxq.h: Delete file.
1279
12802010-06-14 Sebastian Andrzej Siewior <bigeasy@linutronix.de>
1281
1282 * ppc.h (PPC_OPCODE_E500): Define.
1283
12842010-05-26 Catherine Moore <clm@codesourcery.com>
1285
1286 * opcode/mips.h (INSN_MIPS16): Remove.
1287
12882010-04-21 Joseph Myers <joseph@codesourcery.com>
1289
1290 * tic6x-insn-formats.h (s_branch): Correct typo in bitmask.
1291
12922010-04-15 Nick Clifton <nickc@redhat.com>
1293
1294 * alpha.h: Update copyright notice to use GPLv3.
1295 * arc.h: Likewise.
1296 * arm.h: Likewise.
1297 * avr.h: Likewise.
1298 * bfin.h: Likewise.
1299 * cgen.h: Likewise.
1300 * convex.h: Likewise.
1301 * cr16.h: Likewise.
1302 * cris.h: Likewise.
1303 * crx.h: Likewise.
1304 * d10v.h: Likewise.
1305 * d30v.h: Likewise.
1306 * dlx.h: Likewise.
1307 * h8300.h: Likewise.
1308 * hppa.h: Likewise.
1309 * i370.h: Likewise.
1310 * i386.h: Likewise.
1311 * i860.h: Likewise.
1312 * i960.h: Likewise.
1313 * ia64.h: Likewise.
1314 * m68hc11.h: Likewise.
1315 * m68k.h: Likewise.
1316 * m88k.h: Likewise.
1317 * maxq.h: Likewise.
1318 * mips.h: Likewise.
1319 * mmix.h: Likewise.
1320 * mn10200.h: Likewise.
1321 * mn10300.h: Likewise.
1322 * msp430.h: Likewise.
1323 * np1.h: Likewise.
1324 * ns32k.h: Likewise.
1325 * or32.h: Likewise.
1326 * pdp11.h: Likewise.
1327 * pj.h: Likewise.
1328 * pn.h: Likewise.
1329 * ppc.h: Likewise.
1330 * pyr.h: Likewise.
1331 * rx.h: Likewise.
1332 * s390.h: Likewise.
1333 * score-datadep.h: Likewise.
1334 * score-inst.h: Likewise.
1335 * sparc.h: Likewise.
1336 * spu-insns.h: Likewise.
1337 * spu.h: Likewise.
1338 * tic30.h: Likewise.
1339 * tic4x.h: Likewise.
1340 * tic54x.h: Likewise.
1341 * tic80.h: Likewise.
1342 * v850.h: Likewise.
1343 * vax.h: Likewise.
1344
13452010-03-25 Joseph Myers <joseph@codesourcery.com>
1346
1347 * tic6x-control-registers.h, tic6x-insn-formats.h,
1348 tic6x-opcode-table.h, tic6x.h: New.
1349
13502010-02-25 Wu Zhangjin <wuzhangjin@gmail.com>
1351
1352 * mips.h: (LOONGSON2F_NOP_INSN): New macro.
1353
13542010-02-08 Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
1355
1356 * opcode/ppc.h (PPC_OPCODE_TITAN): Define.
1357
13582010-01-14 H.J. Lu <hongjiu.lu@intel.com>
1359
1360 * ia64.h (ia64_find_opcode): Remove argument name.
1361 (ia64_find_next_opcode): Likewise.
1362 (ia64_dis_opcode): Likewise.
1363 (ia64_free_opcode): Likewise.
1364 (ia64_find_dependency): Likewise.
1365
13662009-11-22 Doug Evans <dje@sebabeach.org>
1367
1368 * cgen.h: Include bfd_stdint.h.
1369 (CGEN_INSN_LGSINT, CGEN_INSN_LGUINT): New types.
1370
13712009-11-18 Paul Brook <paul@codesourcery.com>
1372
1373 * arm.h (FPU_VFP_V4_SP_D16, FPU_ARCH_VFP_V4_SP_D16): Define.
1374
13752009-11-17 Paul Brook <paul@codesourcery.com>
1376 Daniel Jacobowitz <dan@codesourcery.com>
1377
1378 * arm.h (ARM_EXT_V6_DSP): Define.
1379 (ARM_AEXT_V6T2, ARM_AEXT_NOTM): Include ARM_EXT_V6_DSP.
1380 (ARM_AEXT_V7EM, ARM_ARCH_V7EM): Define.
1381
13822009-11-04 DJ Delorie <dj@redhat.com>
1383
1384 * rx.h (rx_decode_opcode) (mvtipl): Add.
1385 (mvtcp, mvfcp, opecp): Remove.
1386
13872009-11-02 Paul Brook <paul@codesourcery.com>
1388
1389 * arm.h (FPU_VFP_EXT_V3xD, FPU_VFP_EXT_FP16, FPU_NEON_EXT_FMA,
1390 FPU_VFP_EXT_FMA, FPU_VFP_V3xD, FPU_VFP_V4D16, FPU_VFP_V4): Define.
1391 (FPU_ARCH_VFP_V3D16_FP16, FPU_ARCH_VFP_V3_FP16, FPU_ARCH_VFP_V3xD,
1392 FPU_ARCH_VFP_V3xD_FP16, FPU_ARCH_VFP_V4, FPU_ARCH_VFP_V4D16,
1393 FPU_ARCH_NEON_VFP_V4): Define.
1394
13952009-10-23 Doug Evans <dje@sebabeach.org>
1396
1397 * cgen-bitset.h: Delete, moved to ../cgen/bitset.h.
1398 * cgen.h: Update. Improve multi-inclusion macro name.
1399
14002009-10-02 Peter Bergner <bergner@vnet.ibm.com>
1401
1402 * ppc.h (PPC_OPCODE_476): Define.
1403
14042009-10-01 Peter Bergner <bergner@vnet.ibm.com>
1405
1406 * ppc.h (PPC_OPCODE_A2): Rename from PPC_OPCODE_PPCA2.
1407
14082009-09-29 DJ Delorie <dj@redhat.com>
1409
1410 * rx.h: New file.
1411
14122009-09-22 Peter Bergner <bergner@vnet.ibm.com>
1413
1414 * ppc.h (ppc_cpu_t): Typedef to uint64_t.
1415
14162009-09-21 Ben Elliston <bje@au.ibm.com>
1417
1418 * ppc.h (PPC_OPCODE_PPCA2): New.
1419
14202009-09-05 Martin Thuresson <martin@mtme.org>
1421
1422 * ia64.h (struct ia64_operand): Renamed member class to op_class.
1423
14242009-08-29 Martin Thuresson <martin@mtme.org>
1425
1426 * tic30.h (template): Rename type template to
1427 insn_template. Updated code to use new name.
1428 * tic54x.h (template): Rename type template to
1429 insn_template.
1430
14312009-08-20 Nick Hudson <nick.hudson@gmx.co.uk>
1432
1433 * hppa.h (pa_opcodes): Add a pa10 bb without FLAG_STRICT.
1434
14352009-06-11 Anthony Green <green@moxielogic.com>
1436
1437 * moxie.h (MOXIE_F3_PCREL): Define.
1438 (moxie_form3_opc_info): Grow.
1439
14402009-06-06 Anthony Green <green@moxielogic.com>
1441
1442 * moxie.h (MOXIE_F1_M): Define.
1443
14442009-04-15 Anthony Green <green@moxielogic.com>
1445
1446 * moxie.h: Created.
1447
14482009-04-06 DJ Delorie <dj@redhat.com>
1449
1450 * h8300.h: Add relaxation attributes to MOVA opcodes.
1451
14522009-03-10 Alan Modra <amodra@bigpond.net.au>
1453
1454 * ppc.h (ppc_parse_cpu): Declare.
1455
14562009-03-02 Qinwei <qinwei@sunnorth.com.cn>
1457
1458 * score-inst.h (score_insn_type, score_data_type): Add Ra_I9_I5
1459 and _IMM11 for mbitclr and mbitset.
1460 * score-datadep.h: Update dependency information.
1461
14622009-02-26 Peter Bergner <bergner@vnet.ibm.com>
1463
1464 * ppc.h (PPC_OPCODE_POWER7): New.
1465
14662009-02-06 Doug Evans <dje@google.com>
1467
1468 * i386.h: Add comment regarding sse* insns and prefixes.
1469
14702009-02-03 Sandip Matte <sandip@rmicorp.com>
1471
1472 * mips.h (INSN_XLR): Define.
1473 (INSN_CHIP_MASK): Update.
1474 (CPU_XLR): Define.
1475 (OPCODE_IS_MEMBER): Update.
1476 (M_MSGSND, M_MSGLD, M_MSGLD_T, M_MSGWAIT, M_MSGWAIT_T): Define.
1477
14782009-01-28 Doug Evans <dje@google.com>
1479
1480 * opcode/i386.h: Add multiple inclusion protection.
1481 (EAX_REG_NUM,ECX_REG_NUM,EDX_REGNUM,EBX_REG_NUM,ESI_REG_NUM)
1482 (EDI_REG_NUM): New macros.
1483 (MODRM_MOD_FIELD,MODRM_REG_FIELD,MODRM_RM_FIELD): New macros.
1484 (SIB_SCALE_FIELD,SIB_INDEX_FIELD,SIB_BASE_FIELD): New macros.
1485 (REX_PREFIX_P): New macro.
1486
14872009-01-09 Peter Bergner <bergner@vnet.ibm.com>
1488
1489 * ppc.h (struct powerpc_opcode): New field "deprecated".
1490 (PPC_OPCODE_NOPOWER4): Delete.
1491
14922008-11-28 Joshua Kinard <kumba@gentoo.org>
1493
1494 * mips.h: Define CPU_R14000, CPU_R16000.
1495 (OPCODE_IS_MEMBER): Include R14000, R16000 in test.
1496
14972008-11-18 Catherine Moore <clm@codesourcery.com>
1498
1499 * arm.h (FPU_NEON_FP16): New.
1500 (FPU_ARCH_NEON_FP16): New.
1501
15022008-11-06 Chao-ying Fu <fu@mips.com>
1503
1504 * mips.h: Doucument '1' for 5-bit sync type.
1505
15062008-08-28 H.J. Lu <hongjiu.lu@intel.com>
1507
1508 * ia64.h (ia64_resource_specifier): Add IA64_RS_CR_IIB. Update
1509 IA64_RS_CR.
1510
15112008-08-01 Peter Bergner <bergner@vnet.ibm.com>
1512
1513 * ppc.h (PPC_OPCODE_VSX, PPC_OPERAND_VSR): New.
1514
15152008-07-30 Michael J. Eager <eager@eagercon.com>
1516
1517 * ppc.h (PPC_OPCODE_405): Define.
1518 (PPC_OPERAND_FSL, PPC_OPERAND_FCR, PPC_OPERAND_UDI): Define.
1519
15202008-06-13 Peter Bergner <bergner@vnet.ibm.com>
1521
1522 * ppc.h (ppc_cpu_t): New typedef.
1523 (struct powerpc_opcode <flags>): Use it.
1524 (struct powerpc_operand <insert, extract>): Likewise.
1525 (struct powerpc_macro <flags>): Likewise.
1526
15272008-06-12 Adam Nemet <anemet@caviumnetworks.com>
1528
1529 * mips.h: Document new field descriptors +x, +X, +p, +P, +s, +S.
1530 Update comment before MIPS16 field descriptors to mention MIPS16.
1531 (OP_SH_BBITIND, OP_MASK_BBITIND): New bit mask and shift count for
1532 BBIT.
1533 (OP_SH_CINSPOS, OP_MASK_CINSPOS, OP_SH_CINSLM1, OP_MASK_CINSLM1):
1534 New bit masks and shift counts for cins and exts.
1535
1536 * mips.h: Document new field descriptors +Q.
1537 (OP_SH_SEQI, OP_MASK_SEQI): New bit mask and shift count for SEQI.
1538
15392008-04-28 Adam Nemet <anemet@caviumnetworks.com>
1540
1541 * mips.h (INSN_MACRO): Move it up to the pinfo macros.
1542 (INSN2_M_FP_S, INSN2_M_FP_D): New pinfo2 macros.
1543
15442008-04-14 Edmar Wienskoski <edmar@freescale.com>
1545
1546 * ppc.h: (PPC_OPCODE_E500MC): New.
1547
15482008-04-03 H.J. Lu <hongjiu.lu@intel.com>
1549
1550 * i386.h (MAX_OPERANDS): Set to 5.
1551 (MAX_MNEM_SIZE): Changed to 20.
1552
15532008-03-28 Eric B. Weddington <eric.weddington@atmel.com>
1554
1555 * avr.h (AVR_ISA_TINY3): Define new opcode set for attiny167.
1556
15572008-03-09 Paul Brook <paul@codesourcery.com>
1558
1559 * arm.h (FPU_VFP_EXT_D32, FPU_VFP_V3D16, FPU_ARCH_VFP_V3D16): Define.
1560
15612008-03-04 Paul Brook <paul@codesourcery.com>
1562
1563 * arm.h (ARM_EXT_V6M, ARM_EXT_BARRIER, ARM_EXT_THUMB_MSR): Define.
1564 (ARM_AEXT_V6T2, ARM_AEXT_V7_ARM, ARM_AEXT_V7M): Use new flags.
1565 (ARM_AEXT_V6M, ARM_ARCH_V6M): Define.
1566
15672008-02-27 Denis Vlasenko <vda.linux@googlemail.com>
1568 Nick Clifton <nickc@redhat.com>
1569
1570 PR 3134
1571 * h8300.h (h8_opcodes): Add an encoding for a mov.l instruction
1572 with a 32-bit displacement but without the top bit of the 4th byte
1573 set.
1574
15752008-02-18 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
1576
1577 * cr16.h (cr16_num_optab): Declared.
1578
15792008-02-14 Hakan Ardo <hakan@debian.org>
1580
1581 PR gas/2626
1582 * avr.h (AVR_ISA_2xxe): Define.
1583
15842008-02-04 Adam Nemet <anemet@caviumnetworks.com>
1585
1586 * mips.h: Update copyright.
1587 (INSN_CHIP_MASK): New macro.
1588 (INSN_OCTEON): New macro.
1589 (CPU_OCTEON): New macro.
1590 (OPCODE_IS_MEMBER): Handle Octeon instructions.
1591
15922008-01-23 Eric B. Weddington <eric.weddington@atmel.com>
1593
1594 * avr.h (AVR_ISA_RF401): Add new opcode set for at86rf401.
1595
15962008-01-03 Eric B. Weddington <eric.weddington@atmel.com>
1597
1598 * avr.h (AVR_ISA_USB162): Add new opcode set.
1599 (AVR_ISA_AVR3): Likewise.
1600
16012007-11-29 Mark Shinwell <shinwell@codesourcery.com>
1602
1603 * mips.h (INSN_LOONGSON_2E): New.
1604 (INSN_LOONGSON_2F): New.
1605 (CPU_LOONGSON_2E): New.
1606 (CPU_LOONGSON_2F): New.
1607 (OPCODE_IS_MEMBER): Update for Loongson-2E and -2F flags.
1608
16092007-11-29 Mark Shinwell <shinwell@codesourcery.com>
1610
1611 * mips.h (INSN_ISA*): Redefine certain values as an
1612 enumeration. Update comments.
1613 (mips_isa_table): New.
1614 (ISA_MIPS*): Redefine to match enumeration.
1615 (OPCODE_IS_MEMBER): Modify to correctly test new INSN_ISA*
1616 values.
1617
16182007-08-08 Ben Elliston <bje@au.ibm.com>
1619
1620 * ppc.h (PPC_OPCODE_PPCPS): New.
1621
16222007-07-03 Nathan Sidwell <nathan@codesourcery.com>
1623
1624 * m68k.h: Document j K & E.
1625
16262007-06-29 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
1627
1628 * cr16.h: New file for CR16 target.
1629
16302007-05-02 Alan Modra <amodra@bigpond.net.au>
1631
1632 * ppc.h (PPC_OPERAND_PLUS1): Update comment.
1633
16342007-04-23 Nathan Sidwell <nathan@codesourcery.com>
1635
1636 * m68k.h (mcfisa_c): New.
1637 (mcfusp, mcf_mask): Adjust.
1638
16392007-04-20 Alan Modra <amodra@bigpond.net.au>
1640
1641 * ppc.h (struct powerpc_operand): Replace "bits" with "bitm".
1642 (num_powerpc_operands): Declare.
1643 (PPC_OPERAND_SIGNED et al): Redefine as hex.
1644 (PPC_OPERAND_PLUS1): Define.
1645
16462007-03-21 H.J. Lu <hongjiu.lu@intel.com>
1647
1648 * i386.h (REX_MODE64): Renamed to ...
1649 (REX_W): This.
1650 (REX_EXTX): Renamed to ...
1651 (REX_R): This.
1652 (REX_EXTY): Renamed to ...
1653 (REX_X): This.
1654 (REX_EXTZ): Renamed to ...
1655 (REX_B): This.
1656
16572007-03-15 H.J. Lu <hongjiu.lu@intel.com>
1658
1659 * i386.h: Add entries from config/tc-i386.h and move tables
1660 to opcodes/i386-opc.h.
1661
16622007-03-13 H.J. Lu <hongjiu.lu@intel.com>
1663
1664 * i386.h (FloatDR): Removed.
1665 (i386_optab): Use FloatD and FloatD|FloatR instead of FloatDR.
1666
16672007-03-01 Alan Modra <amodra@bigpond.net.au>
1668
1669 * spu-insns.h: Add soma double-float insns.
1670
16712007-02-20 Thiemo Seufer <ths@mips.com>
1672 Chao-Ying Fu <fu@mips.com>
1673
1674 * mips.h (OP_SH_BP, OP_MASK_BP): Add support for balign instruction.
1675 (INSN_DSPR2): Add flag for DSP R2 instructions.
1676 (M_BALIGN): New macro.
1677
16782007-02-14 Alan Modra <amodra@bigpond.net.au>
1679
1680 * i386.h (i386_optab): Replace all occurrences of Seg2ShortForm
1681 and Seg3ShortFrom with Shortform.
1682
16832007-02-11 H.J. Lu <hongjiu.lu@intel.com>
1684
1685 PR gas/4027
1686 * i386.h (i386_optab): Put the real "test" before the pseudo
1687 one.
1688
16892007-01-08 Kazu Hirata <kazu@codesourcery.com>
1690
1691 * m68k.h (m68010up): OR fido_a.
1692
16932006-12-25 Kazu Hirata <kazu@codesourcery.com>
1694
1695 * m68k.h (fido_a): New.
1696
16972006-12-24 Kazu Hirata <kazu@codesourcery.com>
1698
1699 * m68k.h (mcfmac, mcfemac, cfloat, mcfhwdiv, mcfisa_a,
1700 mcfisa_aa, mcfisa_b, mcfusp, mcf_mask): Double the defined
1701 values.
1702
17032006-11-08 H.J. Lu <hongjiu.lu@intel.com>
1704
1705 * i386.h (i386_optab): Replace CpuPNI with CpuSSE3.
1706
17072006-10-31 Mei Ligang <ligang@sunnorth.com.cn>
1708
1709 * score-inst.h (enum score_insn_type): Add Insn_internal.
1710
17112006-10-25 Trevor Smigiel <Trevor_Smigiel@playstation.sony.com>
1712 Yukishige Shibata <shibata@rd.scei.sony.co.jp>
1713 Nobuhisa Fujinami <fnami@rd.scei.sony.co.jp>
1714 Takeaki Fukuoka <fukuoka@rd.scei.sony.co.jp>
1715 Alan Modra <amodra@bigpond.net.au>
1716
1717 * spu-insns.h: New file.
1718 * spu.h: New file.
1719
17202006-10-24 Andrew Pinski <andrew_pinski@playstation.sony.com>
1721
1722 * ppc.h (PPC_OPCODE_CELL): Define.
1723
17242006-10-23 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
1725
1726 * i386.h : Modify opcode to support for the change in POPCNT opcode
1727 in amdfam10 architecture.
1728
17292006-09-28 H.J. Lu <hongjiu.lu@intel.com>
1730
1731 * i386.h: Replace CpuMNI with CpuSSSE3.
1732
17332006-09-26 Mark Shinwell <shinwell@codesourcery.com>
1734 Joseph Myers <joseph@codesourcery.com>
1735 Ian Lance Taylor <ian@wasabisystems.com>
1736 Ben Elliston <bje@wasabisystems.com>
1737
1738 * arm.h (ARM_CEXT_IWMMXT2, ARM_ARCH_IWMMXT2): Define.
1739
17402006-09-17 Mei Ligang <ligang@sunnorth.com.cn>
1741
1742 * score-datadep.h: New file.
1743 * score-inst.h: New file.
1744
17452006-07-14 H.J. Lu <hongjiu.lu@intel.com>
1746
1747 * i386.h (i386_optab): Remove InvMem from maskmovq, movhlps,
1748 movlhps, movmskps, pextrw, pmovmskb, movmskpd, maskmovdqu,
1749 movdq2q and movq2dq.
1750
17512006-07-10 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
1752 Michael Meissner <michael.meissner@amd.com>
1753
1754 * i386.h: Add amdfam10 new instructions (SSE4a and ABM instructions).
1755
17562006-06-12 H.J. Lu <hongjiu.lu@intel.com>
1757
1758 * i386.h (i386_optab): Add "nop" with memory reference.
1759
17602006-06-12 H.J. Lu <hongjiu.lu@intel.com>
1761
1762 * i386.h (i386_optab): Update comment for 64bit NOP.
1763
17642006-06-06 Ben Elliston <bje@au.ibm.com>
1765 Anton Blanchard <anton@samba.org>
1766
1767 * ppc.h (PPC_OPCODE_POWER6): Define.
1768 Adjust whitespace.
1769
17702006-06-05 Thiemo Seufer <ths@mips.com>
1771
1772 * mips.h: Improve description of MT flags.
1773
17742006-05-25 Richard Sandiford <richard@codesourcery.com>
1775
1776 * m68k.h (mcf_mask): Define.
1777
17782006-05-05 Thiemo Seufer <ths@mips.com>
1779 David Ung <davidu@mips.com>
1780
1781 * mips.h (enum): Add macro M_CACHE_AB.
1782
17832006-05-04 Thiemo Seufer <ths@mips.com>
1784 Nigel Stephens <nigel@mips.com>
1785 David Ung <davidu@mips.com>
1786
1787 * mips.h: Add INSN_SMARTMIPS define.
1788
17892006-04-30 Thiemo Seufer <ths@mips.com>
1790 David Ung <davidu@mips.com>
1791
1792 * mips.h: Defines udi bits and masks. Add description of
1793 characters which may appear in the args field of udi
1794 instructions.
1795
17962006-04-26 Thiemo Seufer <ths@networkno.de>
1797
1798 * mips.h: Improve comments describing the bitfield instruction
1799 fields.
1800
18012006-04-26 Julian Brown <julian@codesourcery.com>
1802
1803 * arm.h (FPU_VFP_EXT_V3): Define constant.
1804 (FPU_NEON_EXT_V1): Likewise.
1805 (FPU_VFP_HARD): Update.
1806 (FPU_VFP_V3): Define macro.
1807 (FPU_ARCH_VFP_V3, FPU_ARCH_VFP_V3_PLUS_NEON_V1): Define macros.
1808
18092006-04-07 Joerg Wunsch <j.gnu@uriah.heep.sax.de>
1810
1811 * avr.h (AVR_ISA_PWMx): New.
1812
18132006-03-28 Nathan Sidwell <nathan@codesourcery.com>
1814
1815 * m68k.h (cpu_m68k, cpu_cf, cpu_m68000, cpu_m68008, cpu_m68010,
1816 cpu_m68020, cpu_m68ec030, cpu_m68040, cpu_m68060, cpu_m68851,
1817 cpu_m68881, cpu_m68882, cpu_cpu32, cpu_cf5200, cpu_cf5206e,
1818 cpu_cf5208, cpu_cf521x, cpu_cf5213, cpu_cf5249, cpu_cf528x,
1819 cpu_cf5307, cpu_cf5329, cpu_cf5407, cpu_cf547x, cpu_cf548x): Remove.
1820
18212006-03-10 Paul Brook <paul@codesourcery.com>
1822
1823 * arm.h (ARM_AEXT_V7_ARM): Include v6ZK extensions.
1824
18252006-03-04 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1826
1827 * hppa.h (pa_opcodes): Reorder bb opcodes so that pa10 opcodes come
1828 first. Correct mask of bb "B" opcode.
1829
18302006-02-27 H.J. Lu <hongjiu.lu@intel.com>
1831
1832 * i386.h (i386_optab): Support Intel Merom New Instructions.
1833
18342006-02-24 Paul Brook <paul@codesourcery.com>
1835
1836 * arm.h: Add V7 feature bits.
1837
18382006-02-23 H.J. Lu <hongjiu.lu@intel.com>
1839
1840 * ia64.h (ia64_opnd): Add IA64_OPND_IMMU5b.
1841
18422006-01-31 Paul Brook <paul@codesourcery.com>
1843 Richard Earnshaw <rearnsha@arm.com>
1844
1845 * arm.h: Use ARM_CPU_FEATURE.
1846 (ARM_AEXT_*, FPU_ENDIAN_PURE, FPU_VFP_HARD): New.
1847 (arm_feature_set): Change to a structure.
1848 (ARM_CPU_HAS_FEATURE, ARM_MERGE_FEATURE_SETS, ARM_CLEAR_FEATURE,
1849 ARM_FEATURE): New macros.
1850
18512005-12-07 Hans-Peter Nilsson <hp@axis.com>
1852
1853 * cris.h (MOVE_M_TO_PREG_OPCODE, MOVE_M_TO_PREG_ZBITS)
1854 (MOVE_PC_INCR_OPCODE_PREFIX, MOVE_PC_INCR_OPCODE_SUFFIX): New macros.
1855 (ADD_PC_INCR_OPCODE): Don't define.
1856
18572005-12-06 H.J. Lu <hongjiu.lu@intel.com>
1858
1859 PR gas/1874
1860 * i386.h (i386_optab): Add 64bit support for monitor and mwait.
1861
18622005-11-14 David Ung <davidu@mips.com>
1863
1864 * mips.h: Assign 'm'/'M' codes to MIPS16e save/restore
1865 instructions. Define MIPS16_ALL_ARGS and MIPS16_ALL_STATICS for
1866 save/restore encoding of the args field.
1867
18682005-10-28 Dave Brolley <brolley@redhat.com>
1869
1870 Contribute the following changes:
1871 2005-02-16 Dave Brolley <brolley@redhat.com>
1872
1873 * cgen-bitset.h: Rename CGEN_ISA_MASK to CGEN_BITSET. Rename
1874 cgen_isa_mask_* to cgen_bitset_*.
1875 * cgen.h: Likewise.
1876
1877 2003-10-21 Richard Sandiford <rsandifo@redhat.com>
1878
1879 * cgen.h (CGEN_BITSET_ATTR_VALUE): Fix definition.
1880 (CGEN_ATTR_ENTRY): Change "value" to type "unsigned".
1881 (CGEN_CPU_TABLE): Make isas a ponter.
1882
1883 2003-09-29 Dave Brolley <brolley@redhat.com>
1884
1885 * cgen.h (CGEN_ATTR_VALUE_BITSET_TYPE): New typedef.
1886 (CGEN_ATTR_VALUE_ENUM_TYPE): Ditto.
1887 (CGEN_ATTR_VALUE_TYPE): Use these new typedefs.
1888
1889 2002-12-13 Dave Brolley <brolley@redhat.com>
1890
1891 * cgen.h (symcat.h): #include it.
1892 (cgen-bitset.h): #include it.
1893 (CGEN_ATTR_VALUE_TYPE): Now a union.
1894 (CGEN_ATTR_VALUE): Reference macros generated in opcodes/<arch>-desc.h.
1895 (CGEN_ATTR_ENTRY): 'value' now unsigned.
1896 (cgen_cpu_desc): 'isas' now (CGEN_ISA_MASK*).
1897 * cgen-bitset.h: New file.
1898
18992005-09-30 Catherine Moore <clm@cm00re.com>
1900
1901 * bfin.h: New file.
1902
19032005-10-24 Jan Beulich <jbeulich@novell.com>
1904
1905 * ia64.h (enum ia64_opnd): Move memory operand out of set of
1906 indirect operands.
1907
19082005-10-16 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1909
1910 * hppa.h (pa_opcodes): Add two fcmp opcodes. Reorder ftest opcodes.
1911 Add FLAG_STRICT to pa10 ftest opcode.
1912
19132005-10-12 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1914
1915 * hppa.h (pa_opcodes): Remove lha entries.
1916
19172005-10-08 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1918
1919 * hppa.h (FLAG_STRICT): Revise comment.
1920 (pa_opcode): Revise ordering rules. Add/move strict pa10 variants
1921 before corresponding pa11 opcodes. Add strict pa10 register-immediate
1922 entries for "fdc".
1923
19242005-09-30 Catherine Moore <clm@cm00re.com>
1925
1926 * bfin.h: New file.
1927
19282005-09-24 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1929
1930 * hppa.h (pa_opcodes): Add new "fdc" and "fic" opcode entries.
1931
19322005-09-06 Chao-ying Fu <fu@mips.com>
1933
1934 * mips.h (OP_SH_MT_U, OP_MASK_MT_U, OP_SH_MT_H, OP_MASK_MT_H,
1935 OP_SH_MTACC_T, OP_MASK_MTACC_T, OP_SH_MTACC_D, OP_MASK_MTACC_D): New
1936 define.
1937 Document !, $, *, &, g, +t, +T operand formats for MT instructions.
1938 (INSN_ASE_MASK): Update to include INSN_MT.
1939 (INSN_MT): New define for MT ASE.
1940
19412005-08-25 Chao-ying Fu <fu@mips.com>
1942
1943 * mips.h (OP_SH_DSPACC, OP_MASK_DSPACC, OP_SH_DSPACC_S,
1944 OP_MASK_DSPACC_S, OP_SH_DSPSFT, OP_MASK_DSPSFT, OP_SH_DSPSFT_7,
1945 OP_MASK_DSPSFT_7, OP_SH_SA3, OP_MASK_SA3, OP_SH_SA4, OP_MASK_SA4,
1946 OP_SH_IMM8, OP_MASK_IMM8, OP_SH_IMM10, OP_MASK_IMM10, OP_SH_WRDSP,
1947 OP_MASK_WRDSP, OP_SH_RDDSP, OP_MASK_RDDSP): New define.
1948 Document 3, 4, 5, 6, 7, 8, 9, 0, :, ', @ operand formats for DSP
1949 instructions.
1950 (INSN_DSP): New define for DSP ASE.
1951
19522005-08-18 Alan Modra <amodra@bigpond.net.au>
1953
1954 * a29k.h: Delete.
1955
19562005-08-15 Daniel Jacobowitz <dan@codesourcery.com>
1957
1958 * ppc.h (PPC_OPCODE_E300): Define.
1959
19602005-08-12 Martin Schwidefsky <schwidefsky@de.ibm.com>
1961
1962 * s390.h (s390_opcode_cpu_val): Add enum for cpu type z9-109.
1963
19642005-07-28 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1965
1966 PR gas/336
1967 * hppa.h (pa_opcodes): Allow 0 immediates in PA 2.0 variants of pdtlb
1968 and pitlb.
1969
19702005-07-27 Jan Beulich <jbeulich@novell.com>
1971
1972 * i386.h (i386_optab): Add comment to movd. Use LongMem for all
1973 movd-s. Add NoRex64 to movq-s dealing only with mmx or xmm registers.
1974 Add movq-s as 64-bit variants of movd-s.
1975
19762005-07-18 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1977
1978 * hppa.h: Fix punctuation in comment.
1979
1980 * hppa.h (pa_opcode): Add rules for opcode ordering. Check first for
1981 implicit space-register addressing. Set space-register bits on opcodes
1982 using implicit space-register addressing. Add various missing pa20
1983 long-immediate opcodes. Remove various opcodes using implicit 3-bit
1984 space-register addressing. Use "fE" instead of "fe" in various
1985 fstw opcodes.
1986
19872005-07-18 Jan Beulich <jbeulich@novell.com>
1988
1989 * i386.h (i386_optab): Operands of aam and aad are unsigned.
1990
19912007-07-15 H.J. Lu <hongjiu.lu@intel.com>
1992
1993 * i386.h (i386_optab): Support Intel VMX Instructions.
1994
19952005-07-10 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
1996
1997 * hppa.h (pa_opcode): Don't set FLAG_STRICT in pa10 loads and stores.
1998
19992005-07-05 Jan Beulich <jbeulich@novell.com>
2000
2001 * i386.h (i386_optab): Add new insns.
2002
20032005-07-01 Nick Clifton <nickc@redhat.com>
2004
2005 * sparc.h: Add typedefs to structure declarations.
2006
20072005-06-20 H.J. Lu <hongjiu.lu@intel.com>
2008
2009 PR 1013
2010 * i386.h (i386_optab): Update comments for 64bit addressing on
2011 mov. Allow 64bit addressing for mov and movq.
2012
20132005-06-11 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
2014
2015 * hppa.h (pa_opcodes): Use cM and cX instead of cm and cx,
2016 respectively, in various floating-point load and store patterns.
2017
20182005-05-23 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
2019
2020 * hppa.h (FLAG_STRICT): Correct comment.
2021 (pa_opcodes): Update load and store entries to allow both PA 1.X and
2022 PA 2.0 mneumonics when equivalent. Entries with cache control
2023 completers now require PA 1.1. Adjust whitespace.
2024
20252005-05-19 Anton Blanchard <anton@samba.org>
2026
2027 * ppc.h (PPC_OPCODE_POWER5): Define.
2028
20292005-05-10 Nick Clifton <nickc@redhat.com>
2030
2031 * Update the address and phone number of the FSF organization in
2032 the GPL notices in the following files:
2033 a29k.h, alpha.h, arc.h, arm.h, avr.h, cgen.h, convex.h, cris.h,
2034 crx.h, d10v.h, d30v.h, dlx.h, h8300.h, hppa.h, i370.h, i386.h,
2035 i860.h, i960.h, m68hc11.h, m68k.h, m88k.h, maxq.h, mips.h, mmix.h,
2036 mn10200.h, mn10300.h, msp430.h, np1.h, ns32k.h, or32.h, pdp11.h,
2037 pj.h, pn.h, ppc.h, pyr.h, s390.h, sparc.h, tic30.h, tic4x.h,
2038 tic54x.h, tic80.h, v850.h, vax.h
2039
20402005-05-09 Jan Beulich <jbeulich@novell.com>
2041
2042 * i386.h (i386_optab): Add ht and hnt.
2043
20442005-04-18 Mark Kettenis <kettenis@gnu.org>
2045
2046 * i386.h: Insert hyphens into selected VIA PadLock extensions.
2047 Add xcrypt-ctr. Provide aliases without hyphens.
2048
20492005-04-13 H.J. Lu <hongjiu.lu@intel.com>
2050
2051 Moved from ../ChangeLog
2052
2053 2005-04-12 Paul Brook <paul@codesourcery.com>
2054 * m88k.h: Rename psr macros to avoid conflicts.
2055
2056 2005-03-12 Zack Weinberg <zack@codesourcery.com>
2057 * arm.h: Adjust comments for ARM_EXT_V4T and ARM_EXT_V5T.
2058 Add ARM_EXT_V6T2, ARM_ARCH_V6T2, ARM_ARCH_V6KT2, ARM_ARCH_V6ZT2,
2059 and ARM_ARCH_V6ZKT2.
2060
2061 2004-11-29 Tomer Levi <Tomer.Levi@nsc.com>
2062 * crx.h (enum operand_type): Rename rbase_cst4 to rbase_dispu4.
2063 Remove redundant instruction types.
2064 (struct argument): X_op - new field.
2065 (struct cst4_entry): Remove.
2066 (no_op_insn): Declare.
2067
2068 2004-11-05 Tomer Levi <Tomer.Levi@nsc.com>
2069 * crx.h (enum argtype): Rename types, remove unused types.
2070
2071 2004-10-27 Tomer Levi <Tomer.Levi@nsc.com>
2072 * crx.h (enum reg): Rearrange registers, remove 'ccfg' and `'pc'.
2073 (enum reg_type): Remove CRX_PC_REGTYPE, CRX_MTPR_REGTYPE.
2074 (enum operand_type): Rearrange operands, edit comments.
2075 replace us<N> with ui<N> for unsigned immediate.
2076 replace d<N> with disps<N>/dispu<N>/dispe<N> for signed/unsigned/escaped
2077 displacements (respectively).
2078 replace rbase_ridx_scl2_dispu<N> with rindex_disps<N> for register index.
2079 (instruction type): Add NO_TYPE_INS.
2080 (instruction flags): Add USER_REG, CST4MAP, NO_SP, NO_RPTR.
2081 (operand_entry): New field - 'flags'.
2082 (operand flags): New.
2083
2084 2004-10-21 Tomer Levi <Tomer.Levi@nsc.com>
2085 * crx.h (operand_type): Remove redundant types i3, i4,
2086 i5, i8, i12.
2087 Add new unsigned immediate types us3, us4, us5, us16.
2088
20892005-04-12 Mark Kettenis <kettenis@gnu.org>
2090
2091 * i386.h (i386_optab): Mark VIA PadLock instructions as ImmExt and
2092 adjust them accordingly.
2093
20942005-04-01 Jan Beulich <jbeulich@novell.com>
2095
2096 * i386.h (i386_optab): Add rdtscp.
2097
20982005-03-29 H.J. Lu <hongjiu.lu@intel.com>
2099
2100 * i386.h (i386_optab): Don't allow the `l' suffix for moving
2101 between memory and segment register. Allow movq for moving between
2102 general-purpose register and segment register.
2103
21042005-02-09 Jan Beulich <jbeulich@novell.com>
2105
2106 PR gas/707
2107 * i386.h (i386_optab): Add x_Suf to fbld and fbstp. Add w_Suf and
2108 FloatMF to fldcw, fstcw, fnstcw, and the memory formas of fstsw and
2109 fnstsw.
2110
21112006-02-07 Nathan Sidwell <nathan@codesourcery.com>
2112
2113 * m68k.h (m68008, m68ec030, m68882): Remove.
2114 (m68k_mask): New.
2115 (cpu_m68k, cpu_cf): New.
2116 (mcf5200, mcf5206e, mcf521x, mcf5249, mcf528x, mcf5307, mcf5407,
2117 mcf5470, mcf5480): Rename to cpu_<foo>. Add m680x0 variants.
2118
21192005-01-25 Alexandre Oliva <aoliva@redhat.com>
2120
2121 2004-11-10 Alexandre Oliva <aoliva@redhat.com>
2122 * cgen.h (enum cgen_parse_operand_type): Add
2123 CGEN_PARSE_OPERAND_SYMBOLIC.
2124
21252005-01-21 Fred Fish <fnf@specifixinc.com>
2126
2127 * mips.h: Change INSN_ALIAS to INSN2_ALIAS.
2128 Change INSN_WRITE_MDMX_ACC to INSN2_WRITE_MDMX_ACC.
2129 Change INSN_READ_MDMX_ACC to INSN2_READ_MDMX_ACC.
2130
21312005-01-19 Fred Fish <fnf@specifixinc.com>
2132
2133 * mips.h (struct mips_opcode): Add new pinfo2 member.
2134 (INSN_ALIAS): New define for opcode table entries that are
2135 specific instances of another entry, such as 'move' for an 'or'
2136 with a zero operand.
2137 (INSN_READ_MDMX_ACC): Redefine from 0 to 0x2.
2138 (INSN_WRITE_MDMX_ACC): Redefine from 0 to 0x4.
2139
21402004-12-09 Ian Lance Taylor <ian@wasabisystems.com>
2141
2142 * mips.h (CPU_RM9000): Define.
2143 (OPCODE_IS_MEMBER): Handle CPU_RM9000.
2144
21452004-11-25 Jan Beulich <jbeulich@novell.com>
2146
2147 * i386.h: CpuNo64 mov can't reasonably have a 'q' suffix. Moves
2148 to/from test registers are illegal in 64-bit mode. Add missing
2149 NoRex64 to sidt. fxsave/fxrstor now allow for a 'q' suffix
2150 (previously one had to explicitly encode a rex64 prefix). Re-enable
2151 lahf/sahf in 64-bit mode as at least some Athlon64/Opteron steppings
2152 support it there. Add cmpxchg16b as per Intel's 64-bit documentation.
2153
21542004-11-23 Jan Beulich <jbeulich@novell.com>
2155
2156 * i386.h (i386_optab): paddq and psubq, even in their MMX form, are
2157 available only with SSE2. Change the MMX additions introduced by SSE
2158 and 3DNow!A to CpuMMX2 (rather than CpuMMX). Indicate the 3DNow!A
2159 instructions by their now designated identifier (since combining i686
2160 and 3DNow! does not really imply 3DNow!A).
2161
21622004-11-19 Alan Modra <amodra@bigpond.net.au>
2163
2164 * msp430.h (struct rcodes_s, MSP430_RLC, msp430_rcodes,
2165 struct hcodes_s, msp430_hcodes): Move to gas/config/tc-msp430.c.
2166
21672004-11-08 Inderpreet Singh <inderpreetb@nioda.hcltech.com>
2168 Vineet Sharma <vineets@noida.hcltech.com>
2169
2170 * maxq.h: New file: Disassembly information for the maxq port.
2171
21722004-11-05 H.J. Lu <hongjiu.lu@intel.com>
2173
2174 * i386.h (i386_optab): Put back "movzb".
2175
21762004-11-04 Hans-Peter Nilsson <hp@axis.com>
2177
2178 * cris.h (enum cris_insn_version_usage): Tweak formatting and
2179 comments. Remove member cris_ver_sim. Add members
2180 cris_ver_sim_v0_10, cris_ver_v0_10, cris_ver_v3_10,
2181 cris_ver_v8_10, cris_ver_v10, cris_ver_v10p.
2182 (struct cris_support_reg, struct cris_cond15): New types.
2183 (cris_conds15): Declare.
2184 (JUMP_PC_INCR_OPCODE_V32, BA_DWORD_OPCODE, NOP_OPCODE_COMMON)
2185 (NOP_OPCODE_ZBITS_COMMON, LAPC_DWORD_OPCODE, LAPC_DWORD_Z_BITS)
2186 (NOP_OPCODE_V32, NOP_Z_BITS_V32): New macros.
2187 (NOP_Z_BITS): Define in terms of NOP_OPCODE.
2188 (cris_imm_oprnd_size_type): New members SIZE_FIELD_SIGNED and
2189 SIZE_FIELD_UNSIGNED.
2190
21912004-11-04 Jan Beulich <jbeulich@novell.com>
2192
2193 * i386.h (sldx_Suf): Remove.
2194 (FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
2195 (q_FP): Define, implying no REX64.
2196 (x_FP, sl_FP): Imply FloatMF.
2197 (i386_optab): Split reg and mem forms of moving from segment registers
2198 so that the memory forms can ignore the 16-/32-bit operand size
2199 distinction. Adjust a few others for Intel mode. Remove *FP uses from
2200 all non-floating-point instructions. Unite 32- and 64-bit forms of
2201 movsx, movzx, and movd. Adjust floating point operations for the above
2202 changes to the *FP macros. Add DefaultSize to floating point control
2203 insns operating on larger memory ranges. Remove left over comments
2204 hinting at certain insns being Intel-syntax ones where the ones
2205 actually meant are already gone.
2206
22072004-10-07 Tomer Levi <Tomer.Levi@nsc.com>
2208
2209 * crx.h: Add COPS_REG_INS - Coprocessor Special register
2210 instruction type.
2211
22122004-09-30 Paul Brook <paul@codesourcery.com>
2213
2214 * arm.h (ARM_EXT_V6K, ARM_EXT_V6Z): Define.
2215 (ARM_ARCH_V6K, ARM_ARCH_V6Z, ARM_ARCH_V6ZK): Define.
2216
22172004-09-11 Theodore A. Roth <troth@openavr.org>
2218
2219 * avr.h: Add support for
2220 atmega48, atmega88, atmega168, attiny13, attiny2313, at90can128.
2221
22222004-09-09 Segher Boessenkool <segher@kernel.crashing.org>
2223
2224 * ppc.h (PPC_OPERAND_OPTIONAL): Fix comment.
2225
22262004-08-24 Dmitry Diky <diwil@spec.ru>
2227
2228 * msp430.h (msp430_opc): Add new instructions.
2229 (msp430_rcodes): Declare new instructions.
2230 (msp430_hcodes): Likewise..
2231
22322004-08-13 Nick Clifton <nickc@redhat.com>
2233
2234 PR/301
2235 * h8300.h (O_JSR): Do not allow VECIND addressing for non-SX
2236 processors.
2237
22382004-08-30 Michal Ludvig <mludvig@suse.cz>
2239
2240 * i386.h (i386_optab): Added montmul/xsha1/xsha256 insns.
2241
22422004-07-22 H.J. Lu <hongjiu.lu@intel.com>
2243
2244 * i386.h (i386_optab): Allow cs/ds in 64bit for branch hints.
2245
22462004-07-21 Jan Beulich <jbeulich@novell.com>
2247
2248 * i386.h: Adjust instruction descriptions to better match the
2249 specification.
2250
22512004-07-16 Richard Earnshaw <rearnsha@arm.com>
2252
2253 * arm.h: Remove all old content. Replace with architecture defines
2254 from gas/config/tc-arm.c.
2255
22562004-07-09 Andreas Schwab <schwab@suse.de>
2257
2258 * m68k.h: Fix comment.
2259
22602004-07-07 Tomer Levi <Tomer.Levi@nsc.com>
2261
2262 * crx.h: New file.
2263
22642004-06-24 Alan Modra <amodra@bigpond.net.au>
2265
2266 * i386.h (i386_optab): Remove fildd, fistpd and fisttpd.
2267
22682004-05-24 Peter Barada <peter@the-baradas.com>
2269
2270 * m68k.h: Add 'size' to m68k_opcode.
2271
22722004-05-05 Peter Barada <peter@the-baradas.com>
2273
2274 * m68k.h: Switch from ColdFire chip name to core variant.
2275
22762004-04-22 Peter Barada <peter@the-baradas.com>
2277
2278 * m68k.h: Add mcfmac/mcfemac definitions. Update operand
2279 descriptions for new EMAC cases.
2280 Remove ColdFire macmw/macml/msacmw/msacmw hacks and properly
2281 handle Motorola MAC syntax.
2282 Allow disassembly of ColdFire V4e object files.
2283
22842004-03-16 Alan Modra <amodra@bigpond.net.au>
2285
2286 * ppc.h (PPC_OPERAND_GPR_0): Define. Bump other operand defines.
2287
22882004-03-12 Jakub Jelinek <jakub@redhat.com>
2289
2290 * i386.h (i386_optab): Remove CpuNo64 from sysenter and sysexit.
2291
22922004-03-12 Michal Ludvig <mludvig@suse.cz>
2293
2294 * i386.h (i386_optab): Added xstore as an alias for xstorerng.
2295
22962004-03-12 Michal Ludvig <mludvig@suse.cz>
2297
2298 * i386.h (i386_optab): Added xstore/xcrypt insns.
2299
23002004-02-09 Anil Paranjpe <anilp1@KPITCummins.com>
2301
2302 * h8300.h (32bit ldc/stc): Add relaxing support.
2303
23042004-01-12 Anil Paranjpe <anilp1@KPITCummins.com>
2305
2306 * h8300.h (BITOP): Pass MEMRELAX flag.
2307
23082004-01-09 Anil Paranjpe <anilp1@KPITCummins.com>
2309
2310 * h8300.h (BITOP): Dissallow operations on @aa:16 and @aa:32
2311 except for the H8S.
2312
2313For older changes see ChangeLog-9103
2314\f
2315Copyright (C) 2004-2015 Free Software Foundation, Inc.
2316
2317Copying and distribution of this file, with or without modification,
2318are permitted in any medium without royalty provided the copyright
2319notice and this notice are preserved.
2320
2321Local Variables:
2322mode: change-log
2323left-margin: 8
2324fill-column: 74
2325version-control: never
2326End:
GDB Binutils - Deliverables
This page took 0.037056 seconds and 4 git commands to generate.