projects / deliverable / binutils-gdb.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
2007-06-29 H.J. Lu <hongjiu.lu@intel.com>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
... / ...
CommitLineData
12007-06-29 H.J. Lu <hongjiu.lu@intel.com>
2
3 * i386-reg.tbl: Remove spaces before comments.
4
52007-06-29 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
6
7 * cr16-opc.c: New file.
8 * cr16-dis.c: New file.
9 * Makefile.am: Entries for cr16.
10 * Makefile.in: Regenerate.
11 * cofigure.in: Add cr16 target information.
12 * configure : Regenerate.
13 * disassemble.c: Add cr16 target information.
14
152007-06-28 H.J. Lu <hongjiu.lu@intel.com>
16
17 * Makefile.am (HFILES): Add i386-opc.h and i386-tbl.h.
18 (CFILES): Add i386-gen.c.
19 (i386-gen): New rule.
20 (i386-gen.o): Likewise.
21 (i386-tbl.h): Likewise.
22 Run "make dep-am".
23 * Makefile.in: Regenerated.
24
25 * i386-gen.c: New file.
26 * i386-opc.tbl: Likewise.
27 * i386-reg.tbl: Likewise.
28 * i386-tbl.h: Likewise.
29
30 * i386-opc.c: Include "i386-tbl.h".
31 (i386_optab): Removed.
32 (i386_regtab): Likewise.
33 (i386_regtab_size): Likewise.
34
352007-06-26 Paul Brook <paul@codesourcery.com>
36
37 * arm-dis.c (coprocessor_opcodes): Add fmxr/fmrx mvfr0/mvfr1.
38
392007-06-25 H.J. Lu <hongjiu.lu@intel.com>
40
41 * i386-opc.h (regKludge): Renamed to ...
42 (RegKludge): This.
43
44 * i386-opc.c (i386_optab): Replace regKludge with RegKludge.
45
462007-06-23 H.J. Lu <hongjiu.lu@intel.com>
47
48 PR binutils/4667
49 * i386-dis.c (EX): Removed.
50 (EMd): New.
51 (EMq): Likewise.
52 (EXd): Likewise.
53 (EXq): Likewise.
54 (EXx): Likewise.
55 (PREGRP93...PREGRP97): Likewise.
56 (dis386_twobyte): Updated.
57 (prefix_user_table): Updated. Add PREGRP93...PREGRP97.
58 (OP_EX): Remove Intel syntax handling.
59
602007-06-18 Nathan Sidwell <nathan@codesourcery.com>
61
62 * m68k-opc.c (m68k_opcodes): Add wdebugl variants.
63
642007-06-14 H.J. Lu <hongjiu.lu@intel.com>
65
66 * Makefile.am (ACLOCAL_AMFLAGS): Add -I ../config -I ../bfd.
67
68 * acinclude.m4: Removed.
69
70 * Makefile.in: Regenerated.
71 * doc/Makefile.in: Likewise.
72 * aclocal.m4: Likewise.
73 * configure: Likewise.
74
752007-06-05 Paul Brook <paul@codesourcery.com>
76
77 * arm-dis.c (thumb32_opcodes): Display writeback ldrd/strd addresses.
78
792007-05-24 Steve Ellcey <sje@cup.hp.com>
80
81 * Makefile.in: Regnerate.
82 * configure: Regenerate.
83 * aclocal.m4: Regenerate.
84
852007-05-18 Alan Modra <amodra@bigpond.net.au>
86
87 * ppc-dis.c (print_insn_powerpc): Don't skip all operands
88 after setting skip_optional.
89
902007-05-16 Peter Bergner <bergner@vnet.ibm.com>
91
92 * ppc-dis.c (operand_value_powerpc, skip_optional_operands): New.
93 (print_insn_powerpc): Use the new operand_value_powerpc and
94 skip_optional_operands functions to omit or print all optional
95 operands as a group.
96 * ppc-opc.c (BFF, W, XFL_L, XWRA_MASK): New.
97 (XFL_MASK): Delete L and W bits from the mask.
98 (mtfsfi, mtfsfi.): Replace use of BF with BFF. Relpace use of XRA_MASK
99 with XWRA_MASK. Use W.
100 (mtfsf, mtfsf.): Use XFL_L and W.
101
1022007-05-14 H.J. Lu <hongjiu.lu@intel.com>
103
104 PR binutils/4502
105 * i386-dis.c (Suffix3DNow): Replace "pfmulhrw" with "pmulhrw".
106
1072007-05-10 H.J. Lu <hongjiu.lu@intel.com>
108
109 * i386-opc.h (ShortForm): Redefined.
110 (Jump): Likewise.
111 (JumpDword): Likewise.
112 (JumpByte): Likewise.
113 (JumpInterSegment): Likewise.
114 (FloatMF): Likewise.
115 (FloatR): Likewise.
116 (FloatD): Likewise.
117 (Size16): Likewise.
118 (Size32): Likewise.
119 (Size64): Likewise.
120 (IgnoreSize): Likewise.
121 (DefaultSize): Likewise.
122 (No_bSuf): Likewise.
123 (No_wSuf): Likewise.
124 (No_lSuf): Likewise.
125 (No_sSuf): Likewise.
126 (No_qSuf): Likewise.
127 (No_xSuf): Likewise.
128 (FWait): Likewise.
129 (IsString): Likewise.
130 (regKludge): Likewise.
131 (IsPrefix): Likewise.
132 (ImmExt): Likewise.
133 (NoRex64): Likewise.
134 (Rex64): Likewise.
135 (Ugh): Likewise.
136
1372007-05-07 H.J. Lu <hongjiu.lu@intel.com>
138
139 * i386-dis.c (threebyte_0x38_uses_DATA_prefix): Correct entries
140 for some SSE4 instructions.
141 (threebyte_0x3a_uses_DATA_prefix): Likewise.
142
1432007-05-03 H.J. Lu <hongjiu.lu@intel.com>
144
145 * i386-dis.c (CRC32_Fixup): Don't print suffix in Intel mode.
146
147 * i386-opc.c (i386_optab): Remove IgnoreSize and correct operand
148 type for crc32.
149
1502007-05-01 H.J. Lu <hongjiu.lu@intel.com>
151
152 * i386-dis.c (CRC32_Fixup): Properly handle Intel mode and
153 check data size prefix in 16bit mode.
154
155 * i386-opc.c (i386_optab): Default crc32 to non-8bit and
156 support Intel mode.
157
1582007-04-30 Mark Salter <msalter@redhat.com>
159
160 * frv-desc.c: Regenerate.
161 * frv-desc.h: Regenerate.
162
1632007-04-30 Alan Modra <amodra@bigpond.net.au>
164
165 PR 4436
166 * ppc-opc.c (powerpc_operands): Correct bitm for second entry of MBE.
167
1682007-04-27 H.J. Lu <hongjiu.lu@intel.com>
169
170 * i386-dis.c (modrm): Put reg before rm.
171
1722007-04-26 H.J. Lu <hongjiu.lu@intel.com>
173
174 PR binutils/4430
175 * i386-dis.c (print_displacement): New.
176 (OP_E): Call print_displacement instead of print_operand_value
177 to output displacement when either base or index exist. Print
178 the explicit zero displacement in 16bit mode.
179
1802007-04-26 H.J. Lu <hongjiu.lu@intel.com>
181
182 PR binutils/4429
183 * i386-dis.c (print_insn): Also swap the order of op_riprel
184 when swapping op_index. Break when the RIP relative address
185 is printed.
186 (OP_E): Properly handle RIP relative addressing and print the
187 explicit zero displacement for Intel mode.
188
1892007-04-27 Alan Modra <amodra@bigpond.net.au>
190
191 * Makefile.am: Run "make dep-am".
192 * Makefile.in: Regenerate.
193 * ns32k-dis.c: Include sysdep.h first.
194
1952007-04-24 Andreas Krebbel <krebbel1@de.ibm.com>
196
197 * opcodes/s390-opc.c (MASK_SSF_RRDRD): Fourth nybble belongs to the
198 opcode.
199 * opcodes/s390-opc.txt (pfpo, ectg, csst): Add new z9-ec instructions.
200
2012007-04-24 Nick Clifton <nickc@redhat.com>
202
203 * arm-dis.c (print_insn): Initialise type.
204
2052007-04-24 Alan Modra <amodra@bigpond.net.au>
206
207 * cgen-types.h: Include bfd_stdint.h, not stdint.h.
208 * Makefile.am: Run "make dep-am".
209 * Makefile.in: Regenerate.
210
2112007-04-23 Nathan Sidwell <nathan@codesourcery.com>
212
213 * m68k-opc.c: Mark mcfisa_c instructions.
214
2152007-04-21 Richard Earnshaw <rearnsha@arm.com>
216
217 * arm-dis.c (arm_opcodes): Disassemble to unified syntax.
218 (thumb_opcodes): Add missing white space in adr.
219 (arm_decode_shift): New parameter, print_shift. Only decode the
220 shift parameter if set. Adjust callers.
221 (print_insn_arm): Support for operand type q with no shift decode.
222
2232007-04-21 Alan Modra <amodra@bigpond.net.au>
224
225 * i386-opc.c (i386_float_regtab, i386_float_regtab_size): Delete.
226 Move contents to..
227 (i386_regtab): ..here.
228 * i386-opc.h (i386_float_regtab, i386_float_regtab_size): Delete.
229
230 * ppc-opc.c (powerpc_operands): Delete duplicate entries.
231 (BA_MASK, FXM_MASK, STRM_MASK, VA_MASK, VB_MASK, VC_MASK): Delete.
232 (VD_MASK, WS_MASK, MTMSRD_L, XRT_L): Delete.
233 (powerpc_opcodes): Replace uses of MTMSRD_L and XRT_L.
234
2352007-04-20 Nathan Sidwell <nathan@codesourcery.com>
236
237 * m68k-dis.c (print_insn_arg): Show c04 as rambar0 and c05 as
238 rambar1.
239
2402007-04-20 Alan Modra <amodra@bigpond.net.au>
241
242 * ppc-dis.c (print_insn_powerpc): Adjust for struct powerpc_operand
243 change.
244 * ppc-opc.c (powerpc_operands): Replace bit count with bit mask
245 in all entries. Add PPC_OPERAND_SIGNED to DE entry. Remove
246 references to following deleted functions.
247 (insert_bd, extract_bd, insert_dq, extract_dq): Delete.
248 (insert_ds, extract_ds, insert_de, extract_de): Delete.
249 (insert_des, extract_des, insert_li, extract_li): Delete.
250 (insert_nb, insert_rsq, insert_rtq, insert_ev2, extract_ev2): Delete.
251 (insert_ev4, extract_ev4, insert_ev8, extract_ev8): Delete.
252 (num_powerpc_operands): New constant.
253 (XSPRG_MASK): Remove entire SPRG field.
254 (powerpc_opcodes <bcctre, bcctrel>): Use XLBB_MASK not XLYBB_MASK.
255
2562007-04-20 Alan Modra <amodra@bigpond.net.au>
257
258 * ppc-opc.c (DCM, DGM, TE, RMC, R, SP, S): Correct shift.
259 (Z2_MASK): Define.
260 (powerpc_opcodes): Use Z2_MASK in all insns taking RMC operand.
261
2622007-04-20 Richard Earnshaw <rearnsha@arm.com>
263
264 * arm-dis.c (print_insn): Only look for a mapping symbol in the section
265 being disassembled.
266
2672007-04-19 Alan Modra <amodra@bigpond.net.au>
268
269 * Makefile.am: Run "make dep-am".
270 * Makefile.in: Regenerate.
271 * po/POTFILES.in: Regenerate.
272
2732007-04-19 Alan Modra <amodra@bigpond.net.au>
274
275 * ppc-opc.c (powerpc_opcodes): Add cctpl, cctpm, cctph, db8cyc,
276 db10cyc, db12cyc, db16cyc.
277
2782007-04-19 Nathan Froyd <froydnj@codesourcery.com>
279
280 * ppc-opc.c (powerpc_opcodes): Recognize three-operand tlbsxe.
281
2822007-04-18 H.J. Lu <hongjiu.lu@intel.com>
283
284 * i386-dis.c (CRC32_Fixup): New.
285 (PREGRP85, PREGRP86, PREGRP87, PREGRP88, PREGRP89, PREGRP90,
286 PREGRP91): New.
287 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.2.
288 (threebyte_0x3a_uses_DATA_prefix): Likewise.
289 (prefix_user_table): Add PREGRP85, PREGRP86, PREGRP87,
290 PREGRP88, PREGRP89, PREGRP90 and PREGRP91.
291 (three_byte_table): Likewise.
292
293 * i386-opc.c (i386_optab): Add SSE4.2 opcodes.
294
295 * i386-opc.h (CpuSSE4_2): New.
296 (CpuSSE4): Likewise.
297 (CpuUnknownFlags): Add CpuSSE4_2.
298
2992007-04-18 H.J. Lu <hongjiu.lu@intel.com>
300
301 * i386-dis.c (XMM_Fixup): New.
302 (Edqb): New.
303 (Edqd): New.
304 (XMM0): New.
305 (dqb_mode): New.
306 (dqd_mode): New.
307 (PREGRP39 ... PREGRP85): New.
308 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.
309 (threebyte_0x3a_uses_DATA_prefix): Likewise.
310 (prefix_user_table): Add PREGRP39 ... PREGRP85.
311 (three_byte_table): Likewise.
312 (putop): Handle 'K'.
313 (intel_operand_size): Handle dqb_mode, dqd_mode):
314 (OP_E): Likewise.
315 (OP_G): Likewise.
316
317 * i386-opc.c (i386_optab): Add SSE4.1 opcodes.
318
319 * i386-opc.h (CpuSSE4_1): New.
320 (CpuUnknownFlags): Add CpuSSE4_1.
321 (regKludge): Update comment.
322
3232007-04-18 Matthias Klose <doko@ubuntu.com>
324
325 * Makefile.am (libopcodes_la_LDFLAGS): Use bfd soversion.
326 * Makefile.in: Regenerate.
327
3282007-04-14 Steve Ellcey <sje@cup.hp.com>
329
330 * Makefile.am: Add ACLOCAL_AMFLAGS.
331 * Makefile.in: Regenerate.
332
3332007-04-13 H.J. Lu <hongjiu.lu@intel.com>
334
335 * i386-dis.c: Remove trailing white spaces.
336 * i386-opc.c: Likewise.
337 * i386-opc.h: Likewise.
338
3392007-04-11 H.J. Lu <hongjiu.lu@intel.com>
340
341 PR binutils/4333
342 * i386-dis.c (GRP1a): New.
343 (GRP1b ... GRPPADLCK2): Update index.
344 (dis386): Use GRP1a for entry 0x8f.
345 (mod, rm, reg): Removed. Replaced by ...
346 (modrm): This.
347 (grps): Add GRP1a.
348
3492007-04-09 Kazu Hirata <kazu@codesourcery.com>
350
351 * m68k-dis.c (print_insn_m68k): Restore info->fprintf_func and
352 info->print_address_func if longjmp is called.
353
3542007-03-29 DJ Delorie <dj@redhat.com>
355
356 * m32c-desc.c: Regenerate.
357 * m32c-dis.c: Regenerate.
358 * m32c-opc.c: Regenerate.
359
3602007-03-28 H.J. Lu <hongjiu.lu@intel.com>
361
362 * i386-opc.c (i386_optab): Change InvMem to RegMem for mov and
363 movq. Remove InvMem from sldt, smsw and str.
364
365 * i386-opc.h (InvMem): Renamed to ...
366 (RegMem): Update comments.
367 (AnyMem): Remove InvMem.
368
3692007-03-27 Paul Brook <paul@codesourcery.com>
370
371 * arm-dis.c (thumb_opcodes): Add entry for undefined insns (0xbe??).
372
3732007-03-24 Paul Brook <paul@codesourcery.com>
374
375 * arm-dis.c (coprocessor_opcodes): Remove superfluous 0x.
376 (print_insn_coprocessor): Handle %<bitfield>x.
377
3782007-03-24 Paul Brook <paul@codesourcery.com>
379 Mark Shinwell <shinwell@codesourcery.com>
380
381 * arm-dis.c (arm_opcodes): Print SRS base register.
382
3832007-03-23 H.J. Lu <hongjiu.lu@intel.com>
384
385 * i386-dis.c (prefix_name): Replace rex64XYZ with rex.WRXB.
386
387 * i386-opc.c (i386_optab): Add rex.wrxb.
388
3892007-03-21 H.J. Lu <hongjiu.lu@intel.com>
390
391 * i386-dis.c (REX_MODE64): Remove definition.
392 (REX_EXTX): Likewise.
393 (REX_EXTY): Likewise.
394 (REX_EXTZ): Likewise.
395 (USED_REX): Use REX_OPCODE instead of 0x40.
396 Replace REX_MODE64, REX_EXTX, REX_EXTY and REX_EXTZ with REX_W,
397 REX_R, REX_X and REX_B respectively.
398
3992007-03-21 H.J. Lu <hongjiu.lu@intel.com>
400
401 PR binutils/4218
402 * i386-dis.c (PREGRP38): New.
403 (dis386): Use PREGRP38 for 0x90.
404 (prefix_user_table): Add PREGRP38.
405 (print_insn): Set uses_REPZ_prefix to 1 for pause.
406 (NOP_Fixup1): Properly handle REX bits.
407 (NOP_Fixup2): Likewise.
408
409 * i386-opc.c (i386_optab): Allow %eax with xchg in 64bit.
410 Allow register with nop.
411
4122007-03-20 DJ Delorie <dj@redhat.com>
413
414 * m32c-asm.c: Regenerate.
415 * m32c-desc.c: Regenerate.
416 * m32c-desc.h: Regenerate.
417 * m32c-dis.h: Regenerate.
418 * m32c-ibld.c: Regenerate.
419 * m32c-opc.c: Regenerate.
420 * m32c-opc.h: Regenerate.
421
4222007-03-15 H.J. Lu <hongjiu.lu@intel.com>
423
424 * i386-opc.c: Include "libiberty.h".
425 (i386_regtab): Remove the last entry.
426 (i386_regtab_size): New.
427 (i386_float_regtab_size): Likewise.
428
429 * i386-opc.h (i386_regtab_size): New.
430 (i386_float_regtab_size): Likewise.
431
4322007-03-15 H.J. Lu <hongjiu.lu@intel.com>
433
434 * Makefile.am (CFILES): Add i386-opc.c.
435 (ALL_MACHINES): Add i386-opc.lo.
436 Run "make dep-am".
437 * Makefile.in: Regenerated.
438
439 * configure.in: Add i386-opc.lo for bfd_i386_arch.
440 * configure: Regenerated.
441
442 * i386-dis.c: Include "opcode/i386.h".
443 (MAXLEN): Renamed to MAX_MNEM_SIZE. Remove definition.
444 (FWAIT_OPCODE): Remove definition.
445 (UNIXWARE_COMPAT): Renamed to SYSV386_COMPAT. Remove definition.
446 (MAX_OPERANDS): Remove definition.
447
448 * i386-opc.c: New file.
449 * i386-opc.h: Likewise.
450
4512007-03-15 H.J. Lu <hongjiu.lu@intel.com>
452
453 * Makefile.in: Regenerated.
454
4552007-03-09 H.J. Lu <hongjiu.lu@intel.com>
456
457 * i386-dis.c (OP_Rd): Renamed to ...
458 (OP_R): This.
459 (Rd): Updated.
460 (Rm): Likewise.
461
4622007-03-08 Alan Modra <amodra@bigpond.net.au>
463
464 * fr30-asm.c: Regenerate.
465 * frv-asm.c: Regenerate.
466 * ip2k-asm.c: Regenerate.
467 * iq2000-asm.c: Regenerate.
468 * m32c-asm.c: Regenerate.
469 * m32r-asm.c: Regenerate.
470 * m32r-dis.c: Regenerate.
471 * mt-asm.c: Regenerate.
472 * mt-ibld.c: Regenerate.
473 * mt-opc.c: Regenerate.
474 * openrisc-asm.c: Regenerate.
475 * xc16x-asm.c: Regenerate.
476 * xstormy16-asm.c: Regenerate.
477
478 * Makefile.am: Run "make dep-am".
479 * Makefile.in: Regenerate.
480 * po/POTFILES.in: Regenerate.
481
4822007-03-06 Andreas Krebbel <krebbel1@de.ibm.com>
483
484 * opcodes/s390-opc.c (INSTR_RRE_FR, INSTR_RRF_F0FF2, INSTR_RRF_F0FR,
485 INSTR_RRF_UUFF, INSTR_RRF_0UFF, INSTR_RRF_FFFU, INSTR_RRR_F0FF): New
486 instruction formats added.
487 (MASK_RRE_FR, MASK_RRF_F0FF2, MASK_RRF_F0FR, MASK_RRF_UUFF,
488 MASK_RRF_0UFF, MASK_RRF_FFFU, MASK_RRR_F0FF): New instruction format
489 masks added.
490 * opcodes/s390-opc.txt (lpdfr - tgxt): Decimal floating point
491 instructions added.
492 * opcodes/s390-mkopc.c (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
493 (main): z9-ec cpu type option added.
494 * include/opcode/s390.h (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
495
4962007-02-22 DJ Delorie <dj@redhat.com>
497
498 * s390-opc.c (INSTR_SS_L2RDRD): New.
499 (MASK_SS_L2RDRD): New.
500 * s390-opc.txt (pka): Use it.
501
5022007-02-20 Thiemo Seufer <ths@mips.com>
503 Chao-Ying Fu <fu@mips.com>
504
505 * mips-dis.c (mips_arch_choices): Add DSP R2 support.
506 (print_insn_args): Add support for balign instruction.
507 * mips-opc.c (D33): New shortcut for DSP R2 instructions.
508 (mips_builtin_opcodes): Add DSP R2 instructions.
509
5102007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
511
512 * s390-opc.c (INSTR_RRF_U0FR, MASK_RRF_U0FR): Removed.
513 (INSTR_RRF_U0RF, MASK_RRF_U0RF): Added.
514 * s390-opc.txt (cfxbr, cfdbr, cfebr, cgebr, cgdbr, cgxbr, cger, cgdr,
515 cgxr, cfxr, cfdr, cfer): Instruction type set to INSTR_RRF_U0RF.
516
5172007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
518
519 * s390-opc.txt ("efpc", "sfpc"): Set to RRE_RR_OPT instruction type.
520 * s390-opc.c (s390_operands): Add RO_28 as optional gpr.
521 (INSTR_RRE_RR_OPT, MASK_RRE_RR_OPT): New instruction type for efpc
522 and sfpc.
523
5242007-02-16 Nick Clifton <nickc@redhat.com>
525
526 PR binutils/4045
527 * avr-dis.c (comment_start): New variable, contains the prefix to
528 use when printing addresses in comments.
529 (print_insn_avr): Set comment_start to an empty space if there is
530 no symbol table available as the generic address printing code
531 will prefix the numeric value of the address with 0x.
532
5332007-02-13 H.J. Lu <hongjiu.lu@intel.com>
534
535 * i386-dis.c: Updated to use an array of MAX_OPERANDS operands
536 in struct dis386.
537
5382007-02-05 Dave Brolley <brolley@redhat.com>
539 Richard Sandiford <rsandifo@redhat.com>
540 DJ Delorie <dj@redhat.com>
541 Graydon Hoare <graydon@redhat.com>
542 Frank Ch. Eigler <fche@redhat.com>
543 Ben Elliston <bje@redhat.com>
544
545 * Makefile.am (HFILES): Add mep-desc.h mep-opc.h.
546 (CFILES): Add mep-*.c
547 (ALL_MACHINES): Add mep-*.lo.
548 (CLEANFILES): Add stamp-mep.
549 (CGEN_CPUS): Add mep.
550 (MEP_DEPS): New variable.
551 (mep-*): New targets.
552 * configure.in: Handle bfd_mep_arch.
553 * disassemble.c (ARCH_mep): New macro.
554 (disassembler): Handle bfd_arch_mep.
555 (disassemble_init_for_target): Likewise.
556 * mep-*: New files for Toshiba Media Processor (MeP).
557 * Makefile.in: Regenerated.
558 * configure: Regenerated.
559
5602007-02-05 H.J. Lu <hongjiu.lu@intel.com>
561
562 * i386-dis.c (OP_J): Undo the last change. Properly handle 64K
563 wrap around within the same segment in 16bit mode.
564
5652007-02-02 H.J. Lu <hongjiu.lu@intel.com>
566
567 * i386-dis.c (OP_J): Mask to 16bit only if there is a data16
568 prefix.
569
5702007-02-02 H.J. Lu <hongjiu.lu@intel.com>
571
572 * avr-dis.c (avr_operand): Correct PR number in comment.
573
5742007-02-02 H.J. Lu <hongjiu.lu@intel.com>
575
576 * disassemble.c (disassembler_usage): Call
577 print_i386_disassembler_options for i386 disassembler.
578
579 * i386-dis.c (print_i386_disassembler_options): New.
580 (print_insn): Support the new addr64 option.
581
5822007-02-02 Hiroki Kaminaga <kaminaga@sm.sony.co.jp>
583
584 * ppc-dis.c (powerpc_dialect): Handle ppc440.
585 * ppc-dis.c (print_ppc_disassembler_options): Note the -M440 can
586 be used.
587
5882007-02-02 Alan Modra <amodra@bigpond.net.au>
589
590 * ppc-opc.c (insert_bdm): -Many comment.
591 (valid_bo): Add "extract" param. Accept both powerpc and power4
592 BO fields when disassembling with -Many.
593 (insert_bo, extract_bo, insert_boe, extract_boe): Adjust valid_bo call.
594
5952007-01-08 Kazu Hirata <kazu@codesourcery.com>
596
597 * m68k-opc.c (m68k_opcodes): Replace cpu32 with
598 cpu32 | fido_a except on tbl instructions.
599
6002007-01-04 Paul Brook <paul@codesourcery.com>
601
602 * arm-dis.c (arm_opcodes): Fix cpsie and cpsid entries.
603
6042007-01-04 Andreas Schwab <schwab@suse.de>
605
606 * m68k-opc.c: Fix encoding of signed bit in the cpu32 tbls insns.
607
6082007-01-04 Julian Brown <julian@codesourcery.com>
609
610 * arm-dis.c (neon_opcode): Fix disassembly for vshl, vqshl, vrshl,
611 vqrshl instructions.
612
613For older changes see ChangeLog-2006
614\f
615Local Variables:
616mode: change-log
617left-margin: 8
618fill-column: 74
619version-control: never
620End:
GDB Binutils - Deliverables
This page took 0.052189 seconds and 4 git commands to generate.