Documentation/devicetree: document cavium-pip rx-delay/tx-delay properties
[deliverable/linux.git] / Documentation / devicetree / bindings / phy / phy-mt65xx-usb.txt
1 mt65xx USB3.0 PHY binding
2 --------------------------
3
4 This binding describes a usb3.0 phy for mt65xx platforms of Medaitek SoC.
5
6 Required properties (controller (parent) node):
7 - compatible : should be one of
8 "mediatek,mt2701-u3phy"
9 "mediatek,mt8173-u3phy"
10 - reg : offset and length of register for phy, exclude port's
11 register.
12 - clocks : a list of phandle + clock-specifier pairs, one for each
13 entry in clock-names
14 - clock-names : must contain
15 "u3phya_ref": for reference clock of usb3.0 analog phy.
16
17 Required nodes : a sub-node is required for each port the controller
18 provides. Address range information including the usual
19 'reg' property is used inside these nodes to describe
20 the controller's topology.
21
22 Required properties (port (child) node):
23 - reg : address and length of the register set for the port.
24 - #phy-cells : should be 1 (See second example)
25 cell after port phandle is phy type from:
26 - PHY_TYPE_USB2
27 - PHY_TYPE_USB3
28
29 Example:
30
31 u3phy: usb-phy@11290000 {
32 compatible = "mediatek,mt8173-u3phy";
33 reg = <0 0x11290000 0 0x800>;
34 clocks = <&apmixedsys CLK_APMIXED_REF2USB_TX>;
35 clock-names = "u3phya_ref";
36 #address-cells = <2>;
37 #size-cells = <2>;
38 ranges;
39 status = "okay";
40
41 phy_port0: port@11290800 {
42 reg = <0 0x11290800 0 0x800>;
43 #phy-cells = <1>;
44 status = "okay";
45 };
46
47 phy_port1: port@11291000 {
48 reg = <0 0x11291000 0 0x800>;
49 #phy-cells = <1>;
50 status = "okay";
51 };
52 };
53
54 Specifying phy control of devices
55 ---------------------------------
56
57 Device nodes should specify the configuration required in their "phys"
58 property, containing a phandle to the phy port node and a device type;
59 phy-names for each port are optional.
60
61 Example:
62
63 #include <dt-bindings/phy/phy.h>
64
65 usb30: usb@11270000 {
66 ...
67 phys = <&phy_port0 PHY_TYPE_USB3>;
68 phy-names = "usb3-0";
69 ...
70 };
This page took 0.039582 seconds and 5 git commands to generate.