4 * Copyright(c) 2015 Broadcom Corporation. All rights reserved.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
10 * * Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in
14 * the documentation and/or other materials provided with the
16 * * Neither the name of Broadcom Corporation nor the names of its
17 * contributors may be used to endorse or promote products derived
18 * from this software without specific prior written permission.
20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 #include <dt-bindings/interrupt-controller/arm-gic.h>
34 #include <dt-bindings/interrupt-controller/irq.h>
35 #include <dt-bindings/clock/bcm-nsp.h>
37 #include "skeleton.dtsi"
40 compatible = "brcm,nsp";
41 model = "Broadcom Northstar Plus SoC";
42 interrupt-parent = <&gic>;
50 compatible = "arm,cortex-a9";
51 next-level-cache = <&L2>;
57 compatible = "arm,cortex-a9";
58 next-level-cache = <&L2>;
59 enable-method = "brcm,bcm-nsp-smp";
60 secondary-boot-reg = <0xffff042c>;
66 compatible = "simple-bus";
67 ranges = <0x00000000 0x19000000 0x00023000>;
77 compatible = "arm,cortex-a9";
78 next-level-cache = <&L2>;
83 a9pll: arm_clk@00000 {
85 compatible = "brcm,nsp-armpll";
87 reg = <0x00000 0x1000>;
91 compatible = "arm,cortex-a9-global-timer";
92 reg = <0x20200 0x100>;
93 interrupts = <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>;
94 clocks = <&periph_clk>;
98 compatible = "arm,cortex-a9-twd-timer";
100 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) |
101 IRQ_TYPE_LEVEL_HIGH)>;
102 clocks = <&periph_clk>;
106 compatible = "arm,cortex-a9-twd-wdt";
107 reg = <0x20620 0x20>;
108 interrupts = <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) |
109 IRQ_TYPE_LEVEL_HIGH)>;
110 clocks = <&periph_clk>;
113 gic: interrupt-controller@21000 {
114 compatible = "arm,cortex-a9-gic";
115 #interrupt-cells = <3>;
116 #address-cells = <0>;
117 interrupt-controller;
118 reg = <0x21000 0x1000>,
123 compatible = "arm,pl310-cache";
124 reg = <0x22000 0x1000>;
131 #address-cells = <1>;
137 compatible = "fixed-clock";
138 clock-frequency = <25000000>;
143 compatible = "fixed-factor-clock";
144 clocks = <&genpll BCM_NSP_GENPLL_IPROCFAST_CLK>;
149 iprocslow: iprocslow {
151 compatible = "fixed-factor-clock";
152 clocks = <&genpll BCM_NSP_GENPLL_IPROCFAST_CLK>;
157 periph_clk: periph_clk {
159 compatible = "fixed-factor-clock";
167 compatible = "simple-bus";
168 ranges = <0x00000000 0x18000000 0x0011ba08>;
169 #address-cells = <1>;
173 compatible = "ns16550a";
174 reg = <0x0300 0x100>;
175 interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
181 compatible = "ns16550a";
182 reg = <0x0400 0x100>;
183 interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
189 compatible = "brcm,iproc-pcie";
190 reg = <0x12000 0x1000>;
192 #interrupt-cells = <1>;
193 interrupt-map-mask = <0 0 0 0>;
194 interrupt-map = <0 0 0 0 &gic GIC_SPI 131 IRQ_TYPE_NONE>;
196 linux,pci-domain = <0>;
198 bus-range = <0x00 0xff>;
200 #address-cells = <3>;
204 /* Note: The HW does not support I/O resources. So,
205 * only the memory resource range is being specified.
207 ranges = <0x82000000 0 0x08000000 0x08000000 0 0x8000000>;
213 compatible = "brcm,iproc-pcie";
214 reg = <0x13000 0x1000>;
216 #interrupt-cells = <1>;
217 interrupt-map-mask = <0 0 0 0>;
218 interrupt-map = <0 0 0 0 &gic GIC_SPI 137 IRQ_TYPE_NONE>;
220 linux,pci-domain = <1>;
222 bus-range = <0x00 0xff>;
224 #address-cells = <3>;
228 /* Note: The HW does not support I/O resources. So,
229 * only the memory resource range is being specified.
231 ranges = <0x82000000 0 0x40000000 0x40000000 0 0x8000000>;
237 compatible = "brcm,iproc-pcie";
238 reg = <0x14000 0x1000>;
240 #interrupt-cells = <1>;
241 interrupt-map-mask = <0 0 0 0>;
242 interrupt-map = <0 0 0 0 &gic GIC_SPI 143 IRQ_TYPE_NONE>;
244 linux,pci-domain = <2>;
246 bus-range = <0x00 0xff>;
248 #address-cells = <3>;
252 /* Note: The HW does not support I/O resources. So,
253 * only the memory resource range is being specified.
255 ranges = <0x82000000 0 0x48000000 0x48000000 0 0x8000000>;
261 compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1";
262 reg = <0x026000 0x600>,
265 reg-names = "nand", "iproc-idm", "iproc-ext";
266 interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
268 #address-cells = <1>;
275 compatible = "brcm,iproc-i2c";
276 reg = <0x38000 0x50>;
277 #address-cells = <1>;
279 interrupts = <GIC_SPI 89 IRQ_TYPE_NONE>;
280 clock-frequency = <100000>;
283 lcpll0: lcpll0@3f100 {
285 compatible = "brcm,nsp-lcpll0";
286 reg = <0x3f100 0x14>;
288 clock-output-names = "lcpll0", "pcie_phy", "sdio",
292 genpll: genpll@3f140 {
294 compatible = "brcm,nsp-genpll";
295 reg = <0x3f140 0x24>;
297 clock-output-names = "genpll", "phy", "ethernetclk",
298 "usbclk", "iprocfast", "sata1",
302 pinctrl: pinctrl@3f1c0 {
303 compatible = "brcm,nsp-pinmux";
304 reg = <0x3f1c0 0x04>,