Merge tag 'arm-soc/for-4.8/maintainers-part2' of http://github.com/Broadcom/stblinux...
[deliverable/linux.git] / arch / arm / boot / dts / exynos4412-odroid-common.dtsi
1 /*
2 * Common definition for Hardkernel's Exynos4412 based ODROID-X/X2/U2/U3 boards
3 * device tree source
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 */
9
10 #include <dt-bindings/sound/samsung-i2s.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/clock/maxim,max77686.h>
13 #include "exynos4412.dtsi"
14 #include "exynos4412-ppmu-common.dtsi"
15 #include <dt-bindings/gpio/gpio.h>
16 #include "exynos-mfc-reserved-memory.dtsi"
17
18 / {
19 chosen {
20 stdout-path = &serial_1;
21 };
22
23 firmware@0204F000 {
24 compatible = "samsung,secure-firmware";
25 reg = <0x0204F000 0x1000>;
26 };
27
28 gpio_keys {
29 compatible = "gpio-keys";
30 pinctrl-names = "default";
31 pinctrl-0 = <&gpio_power_key>;
32
33 power_key {
34 interrupt-parent = <&gpx1>;
35 interrupts = <3 0>;
36 gpios = <&gpx1 3 GPIO_ACTIVE_LOW>;
37 linux,code = <KEY_POWER>;
38 label = "power key";
39 debounce-interval = <10>;
40 wakeup-source;
41 };
42 };
43
44 sound: sound {
45 compatible = "simple-audio-card";
46 assigned-clocks = <&clock_audss EXYNOS_MOUT_AUDSS>,
47 <&clock_audss EXYNOS_MOUT_I2S>,
48 <&clock_audss EXYNOS_DOUT_SRP>,
49 <&clock_audss EXYNOS_DOUT_AUD_BUS>;
50 assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
51 <&clock_audss EXYNOS_MOUT_AUDSS>;
52 assigned-clock-rates = <0>,
53 <0>,
54 <192000000>,
55 <19200000>;
56
57 simple-audio-card,format = "i2s";
58 simple-audio-card,bitclock-master = <&link0_codec>;
59 simple-audio-card,frame-master = <&link0_codec>;
60
61 simple-audio-card,cpu {
62 sound-dai = <&i2s0 0>;
63 system-clock-frequency = <19200000>;
64 };
65
66 link0_codec: simple-audio-card,codec {
67 sound-dai = <&max98090>;
68 clocks = <&i2s0 CLK_I2S_CDCLK>;
69 };
70 };
71
72 emmc_pwrseq: pwrseq {
73 pinctrl-0 = <&sd1_cd>;
74 pinctrl-names = "default";
75 compatible = "mmc-pwrseq-emmc";
76 reset-gpios = <&gpk1 2 GPIO_ACTIVE_LOW>;
77 };
78
79 camera {
80 status = "okay";
81 pinctrl-names = "default";
82 pinctrl-0 = <>;
83 };
84
85 fixed-rate-clocks {
86 xxti {
87 compatible = "samsung,clock-xxti";
88 clock-frequency = <0>;
89 };
90
91 xusbxti {
92 compatible = "samsung,clock-xusbxti";
93 clock-frequency = <24000000>;
94 };
95 };
96
97 thermal-zones {
98 cpu_thermal: cpu-thermal {
99 cooling-maps {
100 map0 {
101 /* Corresponds to 800MHz at freq_table */
102 cooling-device = <&cpu0 7 7>;
103 };
104 map1 {
105 /* Corresponds to 200MHz at freq_table */
106 cooling-device = <&cpu0 13 13>;
107 };
108 };
109 };
110 };
111 };
112
113 &bus_dmc {
114 devfreq-events = <&ppmu_dmc0_3>, <&ppmu_dmc1_3>;
115 vdd-supply = <&buck1_reg>;
116 status = "okay";
117 };
118
119 &bus_acp {
120 devfreq = <&bus_dmc>;
121 status = "okay";
122 };
123
124 &bus_c2c {
125 devfreq = <&bus_dmc>;
126 status = "okay";
127 };
128
129 &bus_leftbus {
130 devfreq-events = <&ppmu_leftbus_3>, <&ppmu_rightbus_3>;
131 vdd-supply = <&buck3_reg>;
132 status = "okay";
133 };
134
135 &bus_rightbus {
136 devfreq = <&bus_leftbus>;
137 status = "okay";
138 };
139
140 &bus_display {
141 devfreq = <&bus_leftbus>;
142 status = "okay";
143 };
144
145 &bus_fsys {
146 devfreq = <&bus_leftbus>;
147 status = "okay";
148 };
149
150 &bus_peri {
151 devfreq = <&bus_leftbus>;
152 status = "okay";
153 };
154
155 &bus_mfc {
156 devfreq = <&bus_leftbus>;
157 status = "okay";
158 };
159
160 &cpu0 {
161 cpu0-supply = <&buck2_reg>;
162 };
163
164 /* RSTN signal for eMMC */
165 &sd1_cd {
166 samsung,pin-pud = <0>;
167 samsung,pin-drv = <0>;
168 };
169
170 &pinctrl_1 {
171 gpio_power_key: power_key {
172 samsung,pins = "gpx1-3";
173 samsung,pin-pud = <0>;
174 };
175
176 max77686_irq: max77686-irq {
177 samsung,pins = "gpx3-2";
178 samsung,pin-function = <0>;
179 samsung,pin-pud = <0>;
180 samsung,pin-drv = <0>;
181 };
182
183 hdmi_hpd: hdmi-hpd {
184 samsung,pins = "gpx3-7";
185 samsung,pin-pud = <1>;
186 };
187 };
188
189 &ehci {
190 status = "okay";
191 };
192
193 &exynos_usbphy {
194 status = "okay";
195 };
196
197 &fimc_0 {
198 status = "okay";
199 assigned-clocks = <&clock CLK_MOUT_FIMC0>,
200 <&clock CLK_SCLK_FIMC0>;
201 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
202 assigned-clock-rates = <0>, <176000000>;
203 };
204
205 &fimc_1 {
206 status = "okay";
207 assigned-clocks = <&clock CLK_MOUT_FIMC1>,
208 <&clock CLK_SCLK_FIMC1>;
209 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
210 assigned-clock-rates = <0>, <176000000>;
211 };
212
213 &fimc_2 {
214 status = "okay";
215 assigned-clocks = <&clock CLK_MOUT_FIMC2>,
216 <&clock CLK_SCLK_FIMC2>;
217 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
218 assigned-clock-rates = <0>, <176000000>;
219 };
220
221 &fimc_3 {
222 status = "okay";
223 assigned-clocks = <&clock CLK_MOUT_FIMC3>,
224 <&clock CLK_SCLK_FIMC3>;
225 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
226 assigned-clock-rates = <0>, <176000000>;
227 };
228
229 &hdmi {
230 hpd-gpio = <&gpx3 7 GPIO_ACTIVE_HIGH>;
231 pinctrl-names = "default";
232 pinctrl-0 = <&hdmi_hpd>;
233 vdd-supply = <&ldo8_reg>;
234 vdd_osc-supply = <&ldo10_reg>;
235 vdd_pll-supply = <&ldo8_reg>;
236 ddc = <&i2c_2>;
237 status = "okay";
238 };
239
240 &hdmicec {
241 status = "okay";
242 };
243
244 &hsotg {
245 dr_mode = "peripheral";
246 status = "okay";
247 vusb_d-supply = <&ldo15_reg>;
248 vusb_a-supply = <&ldo12_reg>;
249 };
250
251 &i2c_0 {
252 samsung,i2c-sda-delay = <100>;
253 samsung,i2c-max-bus-freq = <400000>;
254 status = "okay";
255
256 usb3503: usb3503@08 {
257 compatible = "smsc,usb3503";
258 reg = <0x08>;
259
260 intn-gpios = <&gpx3 0 GPIO_ACTIVE_HIGH>;
261 connect-gpios = <&gpx3 4 GPIO_ACTIVE_HIGH>;
262 reset-gpios = <&gpx3 5 GPIO_ACTIVE_HIGH>;
263 initial-mode = <1>;
264 };
265
266 max77686: pmic@09 {
267 compatible = "maxim,max77686";
268 interrupt-parent = <&gpx3>;
269 interrupts = <2 0>;
270 pinctrl-names = "default";
271 pinctrl-0 = <&max77686_irq>;
272 reg = <0x09>;
273 #clock-cells = <1>;
274
275 voltage-regulators {
276 ldo1_reg: LDO1 {
277 regulator-name = "VDD_ALIVE_1.0V";
278 regulator-min-microvolt = <1000000>;
279 regulator-max-microvolt = <1000000>;
280 regulator-always-on;
281 };
282
283 ldo2_reg: LDO2 {
284 regulator-name = "VDDQ_M1_2_1.8V";
285 regulator-min-microvolt = <1800000>;
286 regulator-max-microvolt = <1800000>;
287 regulator-always-on;
288 };
289
290 ldo3_reg: LDO3 {
291 regulator-name = "VDDQ_EXT_1.8V";
292 regulator-min-microvolt = <1800000>;
293 regulator-max-microvolt = <1800000>;
294 regulator-always-on;
295 };
296
297 ldo4_reg: LDO4 {
298 regulator-name = "VDDQ_MMC2_2.8V";
299 regulator-min-microvolt = <2800000>;
300 regulator-max-microvolt = <2800000>;
301 regulator-always-on;
302 regulator-boot-on;
303 };
304
305 ldo5_reg: LDO5 {
306 regulator-name = "VDDQ_MMC1_3_1.8V";
307 regulator-min-microvolt = <1800000>;
308 regulator-max-microvolt = <1800000>;
309 regulator-always-on;
310 regulator-boot-on;
311 };
312
313 ldo6_reg: LDO6 {
314 regulator-name = "VDD10_MPLL_1.0V";
315 regulator-min-microvolt = <1000000>;
316 regulator-max-microvolt = <1000000>;
317 regulator-always-on;
318 };
319
320 ldo7_reg: LDO7 {
321 regulator-name = "VDD10_XPLL_1.0V";
322 regulator-min-microvolt = <1000000>;
323 regulator-max-microvolt = <1000000>;
324 regulator-always-on;
325 };
326
327 ldo8_reg: LDO8 {
328 regulator-name = "VDD10_HDMI_1.0V";
329 regulator-min-microvolt = <1000000>;
330 regulator-max-microvolt = <1000000>;
331 };
332
333 ldo10_reg: LDO10 {
334 regulator-name = "VDDQ_MIPIHSI_1.8V";
335 regulator-min-microvolt = <1800000>;
336 regulator-max-microvolt = <1800000>;
337 };
338
339 ldo11_reg: LDO11 {
340 regulator-name = "VDD18_ABB1_1.8V";
341 regulator-min-microvolt = <1800000>;
342 regulator-max-microvolt = <1800000>;
343 regulator-always-on;
344 };
345
346 ldo12_reg: LDO12 {
347 regulator-name = "VDD33_USB_3.3V";
348 regulator-min-microvolt = <3300000>;
349 regulator-max-microvolt = <3300000>;
350 regulator-always-on;
351 regulator-boot-on;
352 };
353
354 ldo13_reg: LDO13 {
355 regulator-name = "VDDQ_C2C_W_1.8V";
356 regulator-min-microvolt = <1800000>;
357 regulator-max-microvolt = <1800000>;
358 regulator-always-on;
359 regulator-boot-on;
360 };
361
362 ldo14_reg: LDO14 {
363 regulator-name = "VDD18_ABB0_2_1.8V";
364 regulator-min-microvolt = <1800000>;
365 regulator-max-microvolt = <1800000>;
366 regulator-always-on;
367 regulator-boot-on;
368 };
369
370 ldo15_reg: LDO15 {
371 regulator-name = "VDD10_HSIC_1.0V";
372 regulator-min-microvolt = <1000000>;
373 regulator-max-microvolt = <1000000>;
374 regulator-always-on;
375 regulator-boot-on;
376 };
377
378 ldo16_reg: LDO16 {
379 regulator-name = "VDD18_HSIC_1.8V";
380 regulator-min-microvolt = <1800000>;
381 regulator-max-microvolt = <1800000>;
382 regulator-always-on;
383 regulator-boot-on;
384 };
385
386 ldo20_reg: LDO20 {
387 regulator-name = "LDO20_1.8V";
388 regulator-min-microvolt = <1800000>;
389 regulator-max-microvolt = <1800000>;
390 regulator-boot-on;
391 };
392
393 ldo21_reg: LDO21 {
394 regulator-name = "LDO21_3.3V";
395 regulator-min-microvolt = <3300000>;
396 regulator-max-microvolt = <3300000>;
397 regulator-always-on;
398 regulator-boot-on;
399 };
400
401 ldo25_reg: LDO25 {
402 regulator-name = "VDDQ_LCD_1.8V";
403 regulator-min-microvolt = <1800000>;
404 regulator-max-microvolt = <1800000>;
405 regulator-always-on;
406 regulator-boot-on;
407 };
408
409 buck1_reg: BUCK1 {
410 regulator-name = "vdd_mif";
411 regulator-min-microvolt = <900000>;
412 regulator-max-microvolt = <1100000>;
413 regulator-always-on;
414 regulator-boot-on;
415 };
416
417 buck2_reg: BUCK2 {
418 regulator-name = "vdd_arm";
419 regulator-min-microvolt = <900000>;
420 regulator-max-microvolt = <1350000>;
421 regulator-always-on;
422 regulator-boot-on;
423 };
424
425 buck3_reg: BUCK3 {
426 regulator-name = "vdd_int";
427 regulator-min-microvolt = <900000>;
428 regulator-max-microvolt = <1050000>;
429 regulator-always-on;
430 regulator-boot-on;
431 };
432
433 buck4_reg: BUCK4 {
434 regulator-name = "vdd_g3d";
435 regulator-min-microvolt = <900000>;
436 regulator-max-microvolt = <1100000>;
437 regulator-microvolt-offset = <50000>;
438 };
439
440 buck5_reg: BUCK5 {
441 regulator-name = "VDDQ_CKEM1_2_1.2V";
442 regulator-min-microvolt = <1200000>;
443 regulator-max-microvolt = <1200000>;
444 regulator-always-on;
445 regulator-boot-on;
446 };
447
448 buck6_reg: BUCK6 {
449 regulator-name = "BUCK6_1.35V";
450 regulator-min-microvolt = <1350000>;
451 regulator-max-microvolt = <1350000>;
452 regulator-always-on;
453 regulator-boot-on;
454 };
455
456 buck7_reg: BUCK7 {
457 regulator-name = "BUCK7_2.0V";
458 regulator-min-microvolt = <2000000>;
459 regulator-max-microvolt = <2000000>;
460 regulator-always-on;
461 };
462
463 buck8_reg: BUCK8 {
464 regulator-name = "BUCK8_2.8V";
465 regulator-min-microvolt = <2800000>;
466 regulator-max-microvolt = <2800000>;
467 };
468 };
469 };
470 };
471
472 &i2c_1 {
473 status = "okay";
474 max98090: max98090@10 {
475 compatible = "maxim,max98090";
476 reg = <0x10>;
477 interrupt-parent = <&gpx0>;
478 interrupts = <0 0>;
479 clocks = <&i2s0 CLK_I2S_CDCLK>;
480 clock-names = "mclk";
481 #sound-dai-cells = <0>;
482 };
483 };
484
485 &i2c_2 {
486 status = "okay";
487 };
488
489 &i2c_8 {
490 status = "okay";
491 };
492
493 &i2s0 {
494 pinctrl-0 = <&i2s0_bus>;
495 pinctrl-names = "default";
496 status = "okay";
497 clocks = <&clock_audss EXYNOS_I2S_BUS>,
498 <&clock_audss EXYNOS_DOUT_AUD_BUS>,
499 <&clock_audss EXYNOS_SCLK_I2S>;
500 clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
501 };
502
503 &mfc {
504 memory-region = <&mfc_left>, <&mfc_right>;
505 status = "okay";
506 };
507
508 &mixer {
509 status = "okay";
510 };
511
512 &mshc_0 {
513 pinctrl-0 = <&sd4_clk &sd4_cmd &sd4_bus4 &sd4_bus8>;
514 pinctrl-names = "default";
515 vmmc-supply = <&ldo20_reg &buck8_reg>;
516 mmc-pwrseq = <&emmc_pwrseq>;
517 status = "okay";
518
519 num-slots = <1>;
520 broken-cd;
521 card-detect-delay = <200>;
522 samsung,dw-mshc-ciu-div = <3>;
523 samsung,dw-mshc-sdr-timing = <2 3>;
524 samsung,dw-mshc-ddr-timing = <1 2>;
525 bus-width = <8>;
526 cap-mmc-highspeed;
527 };
528
529 &rtc {
530 status = "okay";
531 clocks = <&clock CLK_RTC>, <&max77686 MAX77686_CLK_AP>;
532 clock-names = "rtc", "rtc_src";
533 };
534
535 &sdhci_2 {
536 bus-width = <4>;
537 pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus4>;
538 pinctrl-names = "default";
539 vmmc-supply = <&ldo4_reg &ldo21_reg>;
540 cd-gpios = <&gpk2 2 GPIO_ACTIVE_HIGH>;
541 cd-inverted;
542 status = "okay";
543 };
544
545 &serial_0 {
546 status = "okay";
547 };
548
549 &serial_1 {
550 status = "okay";
551 };
552
553 &tmu {
554 vtmu-supply = <&ldo10_reg>;
555 status = "okay";
556 };
557
558 &watchdog {
559 status = "okay";
560 };
This page took 0.056074 seconds and 6 git commands to generate.