projects / deliverable / linux.git / blob
? search:


defb98a5b0450a53a37ed20b1a99c5cd04ab8a54
[deliverable/linux.git] / arch / arm / boot / dts / imx28.dtsi
1 /*
2 * Copyright 2012 Freescale Semiconductor, Inc.
3 *
4 * The code contained herein is licensed under the GNU General Public
5 * License. You may obtain a copy of the GNU General Public License
6 * Version 2 or later at the following locations:
7 *
8 * http://www.opensource.org/licenses/gpl-license.html
9 * http://www.gnu.org/copyleft/gpl.html
10 */
11
12 #include <dt-bindings/gpio/gpio.h>
13 #include "skeleton.dtsi"
14 #include "imx28-pinfunc.h"
15
16 / {
17 interrupt-parent = <&icoll>;
18
19 aliases {
20 ethernet0 = &mac0;
21 ethernet1 = &mac1;
22 gpio0 = &gpio0;
23 gpio1 = &gpio1;
24 gpio2 = &gpio2;
25 gpio3 = &gpio3;
26 gpio4 = &gpio4;
27 saif0 = &saif0;
28 saif1 = &saif1;
29 serial0 = &auart0;
30 serial1 = &auart1;
31 serial2 = &auart2;
32 serial3 = &auart3;
33 serial4 = &auart4;
34 spi0 = &ssp1;
35 spi1 = &ssp2;
36 usbphy0 = &usbphy0;
37 usbphy1 = &usbphy1;
38 };
39
40 cpus {
41 #address-cells = <0>;
42 #size-cells = <0>;
43
44 cpu {
45 compatible = "arm,arm926ej-s";
46 device_type = "cpu";
47 };
48 };
49
50 apb@80000000 {
51 compatible = "simple-bus";
52 #address-cells = <1>;
53 #size-cells = <1>;
54 reg = <0x80000000 0x80000>;
55 ranges;
56
57 apbh@80000000 {
58 compatible = "simple-bus";
59 #address-cells = <1>;
60 #size-cells = <1>;
61 reg = <0x80000000 0x3c900>;
62 ranges;
63
64 icoll: interrupt-controller@80000000 {
65 compatible = "fsl,imx28-icoll", "fsl,icoll";
66 interrupt-controller;
67 #interrupt-cells = <1>;
68 reg = <0x80000000 0x2000>;
69 };
70
71 hsadc: hsadc@80002000 {
72 reg = <0x80002000 0x2000>;
73 interrupts = <13>;
74 dmas = <&dma_apbh 12>;
75 dma-names = "rx";
76 status = "disabled";
77 };
78
79 dma_apbh: dma-apbh@80004000 {
80 compatible = "fsl,imx28-dma-apbh";
81 reg = <0x80004000 0x2000>;
82 interrupts = <82 83 84 85
83 88 88 88 88
84 88 88 88 88
85 87 86 0 0>;
86 interrupt-names = "ssp0", "ssp1", "ssp2", "ssp3",
87 "gpmi0", "gmpi1", "gpmi2", "gmpi3",
88 "gpmi4", "gmpi5", "gpmi6", "gmpi7",
89 "hsadc", "lcdif", "empty", "empty";
90 #dma-cells = <1>;
91 dma-channels = <16>;
92 clocks = <&clks 25>;
93 };
94
95 perfmon: perfmon@80006000 {
96 reg = <0x80006000 0x800>;
97 interrupts = <27>;
98 status = "disabled";
99 };
100
101 gpmi: gpmi-nand@8000c000 {
102 compatible = "fsl,imx28-gpmi-nand";
103 #address-cells = <1>;
104 #size-cells = <1>;
105 reg = <0x8000c000 0x2000>, <0x8000a000 0x2000>;
106 reg-names = "gpmi-nand", "bch";
107 interrupts = <41>;
108 interrupt-names = "bch";
109 clocks = <&clks 50>;
110 clock-names = "gpmi_io";
111 dmas = <&dma_apbh 4>;
112 dma-names = "rx-tx";
113 status = "disabled";
114 };
115
116 ssp0: ssp@80010000 {
117 #address-cells = <1>;
118 #size-cells = <0>;
119 reg = <0x80010000 0x2000>;
120 interrupts = <96>;
121 clocks = <&clks 46>;
122 dmas = <&dma_apbh 0>;
123 dma-names = "rx-tx";
124 status = "disabled";
125 };
126
127 ssp1: ssp@80012000 {
128 #address-cells = <1>;
129 #size-cells = <0>;
130 reg = <0x80012000 0x2000>;
131 interrupts = <97>;
132 clocks = <&clks 47>;
133 dmas = <&dma_apbh 1>;
134 dma-names = "rx-tx";
135 status = "disabled";
136 };
137
138 ssp2: ssp@80014000 {
139 #address-cells = <1>;
140 #size-cells = <0>;
141 reg = <0x80014000 0x2000>;
142 interrupts = <98>;
143 clocks = <&clks 48>;
144 dmas = <&dma_apbh 2>;
145 dma-names = "rx-tx";
146 status = "disabled";
147 };
148
149 ssp3: ssp@80016000 {
150 #address-cells = <1>;
151 #size-cells = <0>;
152 reg = <0x80016000 0x2000>;
153 interrupts = <99>;
154 clocks = <&clks 49>;
155 dmas = <&dma_apbh 3>;
156 dma-names = "rx-tx";
157 status = "disabled";
158 };
159
160 pinctrl: pinctrl@80018000 {
161 #address-cells = <1>;
162 #size-cells = <0>;
163 compatible = "fsl,imx28-pinctrl", "simple-bus";
164 reg = <0x80018000 0x2000>;
165
166 gpio0: gpio@0 {
167 compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
168 interrupts = <127>;
169 gpio-controller;
170 #gpio-cells = <2>;
171 interrupt-controller;
172 #interrupt-cells = <2>;
173 };
174
175 gpio1: gpio@1 {
176 compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
177 interrupts = <126>;
178 gpio-controller;
179 #gpio-cells = <2>;
180 interrupt-controller;
181 #interrupt-cells = <2>;
182 };
183
184 gpio2: gpio@2 {
185 compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
186 interrupts = <125>;
187 gpio-controller;
188 #gpio-cells = <2>;
189 interrupt-controller;
190 #interrupt-cells = <2>;
191 };
192
193 gpio3: gpio@3 {
194 compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
195 interrupts = <124>;
196 gpio-controller;
197 #gpio-cells = <2>;
198 interrupt-controller;
199 #interrupt-cells = <2>;
200 };
201
202 gpio4: gpio@4 {
203 compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
204 interrupts = <123>;
205 gpio-controller;
206 #gpio-cells = <2>;
207 interrupt-controller;
208 #interrupt-cells = <2>;
209 };
210
211 duart_pins_a: duart@0 {
212 reg = <0>;
213 fsl,pinmux-ids = <
214 MX28_PAD_PWM0__DUART_RX
215 MX28_PAD_PWM1__DUART_TX
216 >;
217 fsl,drive-strength = <MXS_DRIVE_4mA>;
218 fsl,voltage = <MXS_VOLTAGE_HIGH>;
219 fsl,pull-up = <MXS_PULL_DISABLE>;
220 };
221
222 duart_pins_b: duart@1 {
223 reg = <1>;
224 fsl,pinmux-ids = <
225 MX28_PAD_AUART0_CTS__DUART_RX
226 MX28_PAD_AUART0_RTS__DUART_TX
227 >;
228 fsl,drive-strength = <MXS_DRIVE_4mA>;
229 fsl,voltage = <MXS_VOLTAGE_HIGH>;
230 fsl,pull-up = <MXS_PULL_DISABLE>;
231 };
232
233 duart_4pins_a: duart-4pins@0 {
234 reg = <0>;
235 fsl,pinmux-ids = <
236 MX28_PAD_AUART0_CTS__DUART_RX
237 MX28_PAD_AUART0_RTS__DUART_TX
238 MX28_PAD_AUART0_RX__DUART_CTS
239 MX28_PAD_AUART0_TX__DUART_RTS
240 >;
241 fsl,drive-strength = <MXS_DRIVE_4mA>;
242 fsl,voltage = <MXS_VOLTAGE_HIGH>;
243 fsl,pull-up = <MXS_PULL_DISABLE>;
244 };
245
246 gpmi_pins_a: gpmi-nand@0 {
247 reg = <0>;
248 fsl,pinmux-ids = <
249 MX28_PAD_GPMI_D00__GPMI_D0
250 MX28_PAD_GPMI_D01__GPMI_D1
251 MX28_PAD_GPMI_D02__GPMI_D2
252 MX28_PAD_GPMI_D03__GPMI_D3
253 MX28_PAD_GPMI_D04__GPMI_D4
254 MX28_PAD_GPMI_D05__GPMI_D5
255 MX28_PAD_GPMI_D06__GPMI_D6
256 MX28_PAD_GPMI_D07__GPMI_D7
257 MX28_PAD_GPMI_CE0N__GPMI_CE0N
258 MX28_PAD_GPMI_RDY0__GPMI_READY0
259 MX28_PAD_GPMI_RDN__GPMI_RDN
260 MX28_PAD_GPMI_WRN__GPMI_WRN
261 MX28_PAD_GPMI_ALE__GPMI_ALE
262 MX28_PAD_GPMI_CLE__GPMI_CLE
263 MX28_PAD_GPMI_RESETN__GPMI_RESETN
264 >;
265 fsl,drive-strength = <MXS_DRIVE_4mA>;
266 fsl,voltage = <MXS_VOLTAGE_HIGH>;
267 fsl,pull-up = <MXS_PULL_DISABLE>;
268 };
269
270 gpmi_status_cfg: gpmi-status-cfg {
271 fsl,pinmux-ids = <
272 MX28_PAD_GPMI_RDN__GPMI_RDN
273 MX28_PAD_GPMI_WRN__GPMI_WRN
274 MX28_PAD_GPMI_RESETN__GPMI_RESETN
275 >;
276 fsl,drive-strength = <MXS_DRIVE_12mA>;
277 };
278
279 auart0_pins_a: auart0@0 {
280 reg = <0>;
281 fsl,pinmux-ids = <
282 MX28_PAD_AUART0_RX__AUART0_RX
283 MX28_PAD_AUART0_TX__AUART0_TX
284 MX28_PAD_AUART0_CTS__AUART0_CTS
285 MX28_PAD_AUART0_RTS__AUART0_RTS
286 >;
287 fsl,drive-strength = <MXS_DRIVE_4mA>;
288 fsl,voltage = <MXS_VOLTAGE_HIGH>;
289 fsl,pull-up = <MXS_PULL_DISABLE>;
290 };
291
292 auart0_2pins_a: auart0-2pins@0 {
293 reg = <0>;
294 fsl,pinmux-ids = <
295 MX28_PAD_AUART0_RX__AUART0_RX
296 MX28_PAD_AUART0_TX__AUART0_TX
297 >;
298 fsl,drive-strength = <MXS_DRIVE_4mA>;
299 fsl,voltage = <MXS_VOLTAGE_HIGH>;
300 fsl,pull-up = <MXS_PULL_DISABLE>;
301 };
302
303 auart1_pins_a: auart1@0 {
304 reg = <0>;
305 fsl,pinmux-ids = <
306 MX28_PAD_AUART1_RX__AUART1_RX
307 MX28_PAD_AUART1_TX__AUART1_TX
308 MX28_PAD_AUART1_CTS__AUART1_CTS
309 MX28_PAD_AUART1_RTS__AUART1_RTS
310 >;
311 fsl,drive-strength = <MXS_DRIVE_4mA>;
312 fsl,voltage = <MXS_VOLTAGE_HIGH>;
313 fsl,pull-up = <MXS_PULL_DISABLE>;
314 };
315
316 auart1_2pins_a: auart1-2pins@0 {
317 reg = <0>;
318 fsl,pinmux-ids = <
319 MX28_PAD_AUART1_RX__AUART1_RX
320 MX28_PAD_AUART1_TX__AUART1_TX
321 >;
322 fsl,drive-strength = <MXS_DRIVE_4mA>;
323 fsl,voltage = <MXS_VOLTAGE_HIGH>;
324 fsl,pull-up = <MXS_PULL_DISABLE>;
325 };
326
327 auart2_2pins_a: auart2-2pins@0 {
328 reg = <0>;
329 fsl,pinmux-ids = <
330 MX28_PAD_SSP2_SCK__AUART2_RX
331 MX28_PAD_SSP2_MOSI__AUART2_TX
332 >;
333 fsl,drive-strength = <MXS_DRIVE_4mA>;
334 fsl,voltage = <MXS_VOLTAGE_HIGH>;
335 fsl,pull-up = <MXS_PULL_DISABLE>;
336 };
337
338 auart2_2pins_b: auart2-2pins@1 {
339 reg = <1>;
340 fsl,pinmux-ids = <
341 MX28_PAD_AUART2_RX__AUART2_RX
342 MX28_PAD_AUART2_TX__AUART2_TX
343 >;
344 fsl,drive-strength = <MXS_DRIVE_4mA>;
345 fsl,voltage = <MXS_VOLTAGE_HIGH>;
346 fsl,pull-up = <MXS_PULL_DISABLE>;
347 };
348
349 auart2_pins_a: auart2-pins@0 {
350 reg = <0>;
351 fsl,pinmux-ids = <
352 MX28_PAD_AUART2_RX__AUART2_RX
353 MX28_PAD_AUART2_TX__AUART2_TX
354 MX28_PAD_AUART2_CTS__AUART2_CTS
355 MX28_PAD_AUART2_RTS__AUART2_RTS
356 >;
357 fsl,drive-strength = <MXS_DRIVE_4mA>;
358 fsl,voltage = <MXS_VOLTAGE_HIGH>;
359 fsl,pull-up = <MXS_PULL_DISABLE>;
360 };
361
362 auart3_pins_a: auart3@0 {
363 reg = <0>;
364 fsl,pinmux-ids = <
365 MX28_PAD_AUART3_RX__AUART3_RX
366 MX28_PAD_AUART3_TX__AUART3_TX
367 MX28_PAD_AUART3_CTS__AUART3_CTS
368 MX28_PAD_AUART3_RTS__AUART3_RTS
369 >;
370 fsl,drive-strength = <MXS_DRIVE_4mA>;
371 fsl,voltage = <MXS_VOLTAGE_HIGH>;
372 fsl,pull-up = <MXS_PULL_DISABLE>;
373 };
374
375 auart3_2pins_a: auart3-2pins@0 {
376 reg = <0>;
377 fsl,pinmux-ids = <
378 MX28_PAD_SSP2_MISO__AUART3_RX
379 MX28_PAD_SSP2_SS0__AUART3_TX
380 >;
381 fsl,drive-strength = <MXS_DRIVE_4mA>;
382 fsl,voltage = <MXS_VOLTAGE_HIGH>;
383 fsl,pull-up = <MXS_PULL_DISABLE>;
384 };
385
386 auart3_2pins_b: auart3-2pins@1 {
387 reg = <1>;
388 fsl,pinmux-ids = <
389 MX28_PAD_AUART3_RX__AUART3_RX
390 MX28_PAD_AUART3_TX__AUART3_TX
391 >;
392 fsl,drive-strength = <MXS_DRIVE_4mA>;
393 fsl,voltage = <MXS_VOLTAGE_HIGH>;
394 fsl,pull-up = <MXS_PULL_DISABLE>;
395 };
396
397 auart4_2pins_a: auart4@0 {
398 reg = <0>;
399 fsl,pinmux-ids = <
400 MX28_PAD_SSP3_SCK__AUART4_TX
401 MX28_PAD_SSP3_MOSI__AUART4_RX
402 >;
403 fsl,drive-strength = <MXS_DRIVE_4mA>;
404 fsl,voltage = <MXS_VOLTAGE_HIGH>;
405 fsl,pull-up = <MXS_PULL_DISABLE>;
406 };
407
408 mac0_pins_a: mac0@0 {
409 reg = <0>;
410 fsl,pinmux-ids = <
411 MX28_PAD_ENET0_MDC__ENET0_MDC
412 MX28_PAD_ENET0_MDIO__ENET0_MDIO
413 MX28_PAD_ENET0_RX_EN__ENET0_RX_EN
414 MX28_PAD_ENET0_RXD0__ENET0_RXD0
415 MX28_PAD_ENET0_RXD1__ENET0_RXD1
416 MX28_PAD_ENET0_TX_EN__ENET0_TX_EN
417 MX28_PAD_ENET0_TXD0__ENET0_TXD0
418 MX28_PAD_ENET0_TXD1__ENET0_TXD1
419 MX28_PAD_ENET_CLK__CLKCTRL_ENET
420 >;
421 fsl,drive-strength = <MXS_DRIVE_8mA>;
422 fsl,voltage = <MXS_VOLTAGE_HIGH>;
423 fsl,pull-up = <MXS_PULL_ENABLE>;
424 };
425
426 mac1_pins_a: mac1@0 {
427 reg = <0>;
428 fsl,pinmux-ids = <
429 MX28_PAD_ENET0_CRS__ENET1_RX_EN
430 MX28_PAD_ENET0_RXD2__ENET1_RXD0
431 MX28_PAD_ENET0_RXD3__ENET1_RXD1
432 MX28_PAD_ENET0_COL__ENET1_TX_EN
433 MX28_PAD_ENET0_TXD2__ENET1_TXD0
434 MX28_PAD_ENET0_TXD3__ENET1_TXD1
435 >;
436 fsl,drive-strength = <MXS_DRIVE_8mA>;
437 fsl,voltage = <MXS_VOLTAGE_HIGH>;
438 fsl,pull-up = <MXS_PULL_ENABLE>;
439 };
440
441 mmc0_8bit_pins_a: mmc0-8bit@0 {
442 reg = <0>;
443 fsl,pinmux-ids = <
444 MX28_PAD_SSP0_DATA0__SSP0_D0
445 MX28_PAD_SSP0_DATA1__SSP0_D1
446 MX28_PAD_SSP0_DATA2__SSP0_D2
447 MX28_PAD_SSP0_DATA3__SSP0_D3
448 MX28_PAD_SSP0_DATA4__SSP0_D4
449 MX28_PAD_SSP0_DATA5__SSP0_D5
450 MX28_PAD_SSP0_DATA6__SSP0_D6
451 MX28_PAD_SSP0_DATA7__SSP0_D7
452 MX28_PAD_SSP0_CMD__SSP0_CMD
453 MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT
454 MX28_PAD_SSP0_SCK__SSP0_SCK
455 >;
456 fsl,drive-strength = <MXS_DRIVE_8mA>;
457 fsl,voltage = <MXS_VOLTAGE_HIGH>;
458 fsl,pull-up = <MXS_PULL_ENABLE>;
459 };
460
461 mmc0_4bit_pins_a: mmc0-4bit@0 {
462 reg = <0>;
463 fsl,pinmux-ids = <
464 MX28_PAD_SSP0_DATA0__SSP0_D0
465 MX28_PAD_SSP0_DATA1__SSP0_D1
466 MX28_PAD_SSP0_DATA2__SSP0_D2
467 MX28_PAD_SSP0_DATA3__SSP0_D3
468 MX28_PAD_SSP0_CMD__SSP0_CMD
469 MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT
470 MX28_PAD_SSP0_SCK__SSP0_SCK
471 >;
472 fsl,drive-strength = <MXS_DRIVE_8mA>;
473 fsl,voltage = <MXS_VOLTAGE_HIGH>;
474 fsl,pull-up = <MXS_PULL_ENABLE>;
475 };
476
477 mmc0_cd_cfg: mmc0-cd-cfg {
478 fsl,pinmux-ids = <
479 MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT
480 >;
481 fsl,pull-up = <MXS_PULL_DISABLE>;
482 };
483
484 mmc0_sck_cfg: mmc0-sck-cfg {
485 fsl,pinmux-ids = <
486 MX28_PAD_SSP0_SCK__SSP0_SCK
487 >;
488 fsl,drive-strength = <MXS_DRIVE_12mA>;
489 fsl,pull-up = <MXS_PULL_DISABLE>;
490 };
491
492 mmc1_4bit_pins_a: mmc1-4bit@0 {
493 reg = <0>;
494 fsl,pinmux-ids = <
495 MX28_PAD_GPMI_D00__SSP1_D0
496 MX28_PAD_GPMI_D01__SSP1_D1
497 MX28_PAD_GPMI_D02__SSP1_D2
498 MX28_PAD_GPMI_D03__SSP1_D3
499 MX28_PAD_GPMI_RDY1__SSP1_CMD
500 MX28_PAD_GPMI_RDY0__SSP1_CARD_DETECT
501 MX28_PAD_GPMI_WRN__SSP1_SCK
502 >;
503 fsl,drive-strength = <MXS_DRIVE_8mA>;
504 fsl,voltage = <MXS_VOLTAGE_HIGH>;
505 fsl,pull-up = <MXS_PULL_ENABLE>;
506 };
507
508 mmc1_cd_cfg: mmc1-cd-cfg {
509 fsl,pinmux-ids = <
510 MX28_PAD_GPMI_RDY0__SSP1_CARD_DETECT
511 >;
512 fsl,pull-up = <MXS_PULL_DISABLE>;
513 };
514
515 mmc1_sck_cfg: mmc1-sck-cfg {
516 fsl,pinmux-ids = <
517 MX28_PAD_GPMI_WRN__SSP1_SCK
518 >;
519 fsl,drive-strength = <MXS_DRIVE_12mA>;
520 fsl,pull-up = <MXS_PULL_DISABLE>;
521 };
522
523
524 mmc2_4bit_pins_a: mmc2-4bit@0 {
525 reg = <0>;
526 fsl,pinmux-ids = <
527 MX28_PAD_SSP0_DATA4__SSP2_D0
528 MX28_PAD_SSP1_SCK__SSP2_D1
529 MX28_PAD_SSP1_CMD__SSP2_D2
530 MX28_PAD_SSP0_DATA5__SSP2_D3
531 MX28_PAD_SSP0_DATA6__SSP2_CMD
532 MX28_PAD_AUART1_RX__SSP2_CARD_DETECT
533 MX28_PAD_SSP0_DATA7__SSP2_SCK
534 >;
535 fsl,drive-strength = <MXS_DRIVE_8mA>;
536 fsl,voltage = <MXS_VOLTAGE_HIGH>;
537 fsl,pull-up = <MXS_PULL_ENABLE>;
538 };
539
540 mmc2_cd_cfg: mmc2-cd-cfg {
541 fsl,pinmux-ids = <
542 MX28_PAD_AUART1_RX__SSP2_CARD_DETECT
543 >;
544 fsl,pull-up = <MXS_PULL_DISABLE>;
545 };
546
547 mmc2_sck_cfg: mmc2-sck-cfg {
548 fsl,pinmux-ids = <
549 MX28_PAD_SSP0_DATA7__SSP2_SCK
550 >;
551 fsl,drive-strength = <MXS_DRIVE_12mA>;
552 fsl,pull-up = <MXS_PULL_DISABLE>;
553 };
554
555 i2c0_pins_a: i2c0@0 {
556 reg = <0>;
557 fsl,pinmux-ids = <
558 MX28_PAD_I2C0_SCL__I2C0_SCL
559 MX28_PAD_I2C0_SDA__I2C0_SDA
560 >;
561 fsl,drive-strength = <MXS_DRIVE_8mA>;
562 fsl,voltage = <MXS_VOLTAGE_HIGH>;
563 fsl,pull-up = <MXS_PULL_ENABLE>;
564 };
565
566 i2c0_pins_b: i2c0@1 {
567 reg = <1>;
568 fsl,pinmux-ids = <
569 MX28_PAD_AUART0_RX__I2C0_SCL
570 MX28_PAD_AUART0_TX__I2C0_SDA
571 >;
572 fsl,drive-strength = <MXS_DRIVE_8mA>;
573 fsl,voltage = <MXS_VOLTAGE_HIGH>;
574 fsl,pull-up = <MXS_PULL_ENABLE>;
575 };
576
577 i2c1_pins_a: i2c1@0 {
578 reg = <0>;
579 fsl,pinmux-ids = <
580 MX28_PAD_PWM0__I2C1_SCL
581 MX28_PAD_PWM1__I2C1_SDA
582 >;
583 fsl,drive-strength = <MXS_DRIVE_8mA>;
584 fsl,voltage = <MXS_VOLTAGE_HIGH>;
585 fsl,pull-up = <MXS_PULL_ENABLE>;
586 };
587
588 saif0_pins_a: saif0@0 {
589 reg = <0>;
590 fsl,pinmux-ids = <
591 MX28_PAD_SAIF0_MCLK__SAIF0_MCLK
592 MX28_PAD_SAIF0_LRCLK__SAIF0_LRCLK
593 MX28_PAD_SAIF0_BITCLK__SAIF0_BITCLK
594 MX28_PAD_SAIF0_SDATA0__SAIF0_SDATA0
595 >;
596 fsl,drive-strength = <MXS_DRIVE_12mA>;
597 fsl,voltage = <MXS_VOLTAGE_HIGH>;
598 fsl,pull-up = <MXS_PULL_ENABLE>;
599 };
600
601 saif0_pins_b: saif0@1 {
602 reg = <1>;
603 fsl,pinmux-ids = <
604 MX28_PAD_SAIF0_LRCLK__SAIF0_LRCLK
605 MX28_PAD_SAIF0_BITCLK__SAIF0_BITCLK
606 MX28_PAD_SAIF0_SDATA0__SAIF0_SDATA0
607 >;
608 fsl,drive-strength = <MXS_DRIVE_12mA>;
609 fsl,voltage = <MXS_VOLTAGE_HIGH>;
610 fsl,pull-up = <MXS_PULL_ENABLE>;
611 };
612
613 saif1_pins_a: saif1@0 {
614 reg = <0>;
615 fsl,pinmux-ids = <
616 MX28_PAD_SAIF1_SDATA0__SAIF1_SDATA0
617 >;
618 fsl,drive-strength = <MXS_DRIVE_12mA>;
619 fsl,voltage = <MXS_VOLTAGE_HIGH>;
620 fsl,pull-up = <MXS_PULL_ENABLE>;
621 };
622
623 pwm0_pins_a: pwm0@0 {
624 reg = <0>;
625 fsl,pinmux-ids = <
626 MX28_PAD_PWM0__PWM_0
627 >;
628 fsl,drive-strength = <MXS_DRIVE_4mA>;
629 fsl,voltage = <MXS_VOLTAGE_HIGH>;
630 fsl,pull-up = <MXS_PULL_DISABLE>;
631 };
632
633 pwm2_pins_a: pwm2@0 {
634 reg = <0>;
635 fsl,pinmux-ids = <
636 MX28_PAD_PWM2__PWM_2
637 >;
638 fsl,drive-strength = <MXS_DRIVE_4mA>;
639 fsl,voltage = <MXS_VOLTAGE_HIGH>;
640 fsl,pull-up = <MXS_PULL_DISABLE>;
641 };
642
643 pwm3_pins_a: pwm3@0 {
644 reg = <0>;
645 fsl,pinmux-ids = <
646 MX28_PAD_PWM3__PWM_3
647 >;
648 fsl,drive-strength = <MXS_DRIVE_4mA>;
649 fsl,voltage = <MXS_VOLTAGE_HIGH>;
650 fsl,pull-up = <MXS_PULL_DISABLE>;
651 };
652
653 pwm3_pins_b: pwm3@1 {
654 reg = <1>;
655 fsl,pinmux-ids = <
656 MX28_PAD_SAIF0_MCLK__PWM_3
657 >;
658 fsl,drive-strength = <MXS_DRIVE_4mA>;
659 fsl,voltage = <MXS_VOLTAGE_HIGH>;
660 fsl,pull-up = <MXS_PULL_DISABLE>;
661 };
662
663 pwm4_pins_a: pwm4@0 {
664 reg = <0>;
665 fsl,pinmux-ids = <
666 MX28_PAD_PWM4__PWM_4
667 >;
668 fsl,drive-strength = <MXS_DRIVE_4mA>;
669 fsl,voltage = <MXS_VOLTAGE_HIGH>;
670 fsl,pull-up = <MXS_PULL_DISABLE>;
671 };
672
673 lcdif_24bit_pins_a: lcdif-24bit@0 {
674 reg = <0>;
675 fsl,pinmux-ids = <
676 MX28_PAD_LCD_D00__LCD_D0
677 MX28_PAD_LCD_D01__LCD_D1
678 MX28_PAD_LCD_D02__LCD_D2
679 MX28_PAD_LCD_D03__LCD_D3
680 MX28_PAD_LCD_D04__LCD_D4
681 MX28_PAD_LCD_D05__LCD_D5
682 MX28_PAD_LCD_D06__LCD_D6
683 MX28_PAD_LCD_D07__LCD_D7
684 MX28_PAD_LCD_D08__LCD_D8
685 MX28_PAD_LCD_D09__LCD_D9
686 MX28_PAD_LCD_D10__LCD_D10
687 MX28_PAD_LCD_D11__LCD_D11
688 MX28_PAD_LCD_D12__LCD_D12
689 MX28_PAD_LCD_D13__LCD_D13
690 MX28_PAD_LCD_D14__LCD_D14
691 MX28_PAD_LCD_D15__LCD_D15
692 MX28_PAD_LCD_D16__LCD_D16
693 MX28_PAD_LCD_D17__LCD_D17
694 MX28_PAD_LCD_D18__LCD_D18
695 MX28_PAD_LCD_D19__LCD_D19
696 MX28_PAD_LCD_D20__LCD_D20
697 MX28_PAD_LCD_D21__LCD_D21
698 MX28_PAD_LCD_D22__LCD_D22
699 MX28_PAD_LCD_D23__LCD_D23
700 >;
701 fsl,drive-strength = <MXS_DRIVE_4mA>;
702 fsl,voltage = <MXS_VOLTAGE_HIGH>;
703 fsl,pull-up = <MXS_PULL_DISABLE>;
704 };
705
706 lcdif_18bit_pins_a: lcdif-18bit@0 {
707 reg = <0>;
708 fsl,pinmux-ids = <
709 MX28_PAD_LCD_D00__LCD_D0
710 MX28_PAD_LCD_D01__LCD_D1
711 MX28_PAD_LCD_D02__LCD_D2
712 MX28_PAD_LCD_D03__LCD_D3
713 MX28_PAD_LCD_D04__LCD_D4
714 MX28_PAD_LCD_D05__LCD_D5
715 MX28_PAD_LCD_D06__LCD_D6
716 MX28_PAD_LCD_D07__LCD_D7
717 MX28_PAD_LCD_D08__LCD_D8
718 MX28_PAD_LCD_D09__LCD_D9
719 MX28_PAD_LCD_D10__LCD_D10
720 MX28_PAD_LCD_D11__LCD_D11
721 MX28_PAD_LCD_D12__LCD_D12
722 MX28_PAD_LCD_D13__LCD_D13
723 MX28_PAD_LCD_D14__LCD_D14
724 MX28_PAD_LCD_D15__LCD_D15
725 MX28_PAD_LCD_D16__LCD_D16
726 MX28_PAD_LCD_D17__LCD_D17
727 >;
728 fsl,drive-strength = <MXS_DRIVE_4mA>;
729 fsl,voltage = <MXS_VOLTAGE_HIGH>;
730 fsl,pull-up = <MXS_PULL_DISABLE>;
731 };
732
733 lcdif_16bit_pins_a: lcdif-16bit@0 {
734 reg = <0>;
735 fsl,pinmux-ids = <
736 MX28_PAD_LCD_D00__LCD_D0
737 MX28_PAD_LCD_D01__LCD_D1
738 MX28_PAD_LCD_D02__LCD_D2
739 MX28_PAD_LCD_D03__LCD_D3
740 MX28_PAD_LCD_D04__LCD_D4
741 MX28_PAD_LCD_D05__LCD_D5
742 MX28_PAD_LCD_D06__LCD_D6
743 MX28_PAD_LCD_D07__LCD_D7
744 MX28_PAD_LCD_D08__LCD_D8
745 MX28_PAD_LCD_D09__LCD_D9
746 MX28_PAD_LCD_D10__LCD_D10
747 MX28_PAD_LCD_D11__LCD_D11
748 MX28_PAD_LCD_D12__LCD_D12
749 MX28_PAD_LCD_D13__LCD_D13
750 MX28_PAD_LCD_D14__LCD_D14
751 MX28_PAD_LCD_D15__LCD_D15
752 >;
753 fsl,drive-strength = <MXS_DRIVE_4mA>;
754 fsl,voltage = <MXS_VOLTAGE_HIGH>;
755 fsl,pull-up = <MXS_PULL_DISABLE>;
756 };
757
758 lcdif_sync_pins_a: lcdif-sync@0 {
759 reg = <0>;
760 fsl,pinmux-ids = <
761 MX28_PAD_LCD_RS__LCD_DOTCLK
762 MX28_PAD_LCD_CS__LCD_ENABLE
763 MX28_PAD_LCD_RD_E__LCD_VSYNC
764 MX28_PAD_LCD_WR_RWN__LCD_HSYNC
765 >;
766 fsl,drive-strength = <MXS_DRIVE_4mA>;
767 fsl,voltage = <MXS_VOLTAGE_HIGH>;
768 fsl,pull-up = <MXS_PULL_DISABLE>;
769 };
770
771 can0_pins_a: can0@0 {
772 reg = <0>;
773 fsl,pinmux-ids = <
774 MX28_PAD_GPMI_RDY2__CAN0_TX
775 MX28_PAD_GPMI_RDY3__CAN0_RX
776 >;
777 fsl,drive-strength = <MXS_DRIVE_4mA>;
778 fsl,voltage = <MXS_VOLTAGE_HIGH>;
779 fsl,pull-up = <MXS_PULL_DISABLE>;
780 };
781
782 can1_pins_a: can1@0 {
783 reg = <0>;
784 fsl,pinmux-ids = <
785 MX28_PAD_GPMI_CE2N__CAN1_TX
786 MX28_PAD_GPMI_CE3N__CAN1_RX
787 >;
788 fsl,drive-strength = <MXS_DRIVE_4mA>;
789 fsl,voltage = <MXS_VOLTAGE_HIGH>;
790 fsl,pull-up = <MXS_PULL_DISABLE>;
791 };
792
793 spi2_pins_a: spi2@0 {
794 reg = <0>;
795 fsl,pinmux-ids = <
796 MX28_PAD_SSP2_SCK__SSP2_SCK
797 MX28_PAD_SSP2_MOSI__SSP2_CMD
798 MX28_PAD_SSP2_MISO__SSP2_D0
799 MX28_PAD_SSP2_SS0__SSP2_D3
800 >;
801 fsl,drive-strength = <MXS_DRIVE_8mA>;
802 fsl,voltage = <MXS_VOLTAGE_HIGH>;
803 fsl,pull-up = <MXS_PULL_ENABLE>;
804 };
805
806 spi3_pins_a: spi3@0 {
807 reg = <0>;
808 fsl,pinmux-ids = <
809 MX28_PAD_AUART2_RX__SSP3_D4
810 MX28_PAD_AUART2_TX__SSP3_D5
811 MX28_PAD_SSP3_SCK__SSP3_SCK
812 MX28_PAD_SSP3_MOSI__SSP3_CMD
813 MX28_PAD_SSP3_MISO__SSP3_D0
814 MX28_PAD_SSP3_SS0__SSP3_D3
815 >;
816 fsl,drive-strength = <MXS_DRIVE_8mA>;
817 fsl,voltage = <MXS_VOLTAGE_HIGH>;
818 fsl,pull-up = <MXS_PULL_DISABLE>;
819 };
820
821 usb0_pins_a: usb0@0 {
822 reg = <0>;
823 fsl,pinmux-ids = <
824 MX28_PAD_SSP2_SS2__USB0_OVERCURRENT
825 >;
826 fsl,drive-strength = <MXS_DRIVE_12mA>;
827 fsl,voltage = <MXS_VOLTAGE_HIGH>;
828 fsl,pull-up = <MXS_PULL_DISABLE>;
829 };
830
831 usb0_pins_b: usb0@1 {
832 reg = <1>;
833 fsl,pinmux-ids = <
834 MX28_PAD_AUART1_CTS__USB0_OVERCURRENT
835 >;
836 fsl,drive-strength = <MXS_DRIVE_12mA>;
837 fsl,voltage = <MXS_VOLTAGE_HIGH>;
838 fsl,pull-up = <MXS_PULL_DISABLE>;
839 };
840
841 usb1_pins_a: usb1@0 {
842 reg = <0>;
843 fsl,pinmux-ids = <
844 MX28_PAD_SSP2_SS1__USB1_OVERCURRENT
845 >;
846 fsl,drive-strength = <MXS_DRIVE_12mA>;
847 fsl,voltage = <MXS_VOLTAGE_HIGH>;
848 fsl,pull-up = <MXS_PULL_DISABLE>;
849 };
850
851 usb0_id_pins_a: usb0id@0 {
852 reg = <0>;
853 fsl,pinmux-ids = <
854 MX28_PAD_AUART1_RTS__USB0_ID
855 >;
856 fsl,drive-strength = <MXS_DRIVE_12mA>;
857 fsl,voltage = <MXS_VOLTAGE_HIGH>;
858 fsl,pull-up = <MXS_PULL_ENABLE>;
859 };
860
861 usb0_id_pins_b: usb0id1@0 {
862 reg = <0>;
863 fsl,pinmux-ids = <
864 MX28_PAD_PWM2__USB0_ID
865 >;
866 fsl,drive-strength = <MXS_DRIVE_12mA>;
867 fsl,voltage = <MXS_VOLTAGE_HIGH>;
868 fsl,pull-up = <MXS_PULL_ENABLE>;
869 };
870
871 };
872
873 digctl: digctl@8001c000 {
874 compatible = "fsl,imx28-digctl", "fsl,imx23-digctl";
875 reg = <0x8001c000 0x2000>;
876 interrupts = <89>;
877 status = "disabled";
878 };
879
880 etm: etm@80022000 {
881 reg = <0x80022000 0x2000>;
882 status = "disabled";
883 };
884
885 dma_apbx: dma-apbx@80024000 {
886 compatible = "fsl,imx28-dma-apbx";
887 reg = <0x80024000 0x2000>;
888 interrupts = <78 79 66 0
889 80 81 68 69
890 70 71 72 73
891 74 75 76 77>;
892 interrupt-names = "auart4-rx", "aurat4-tx", "spdif-tx", "empty",
893 "saif0", "saif1", "i2c0", "i2c1",
894 "auart0-rx", "auart0-tx", "auart1-rx", "auart1-tx",
895 "auart2-rx", "auart2-tx", "auart3-rx", "auart3-tx";
896 #dma-cells = <1>;
897 dma-channels = <16>;
898 clocks = <&clks 26>;
899 };
900
901 dcp: dcp@80028000 {
902 compatible = "fsl,imx28-dcp", "fsl,imx23-dcp";
903 reg = <0x80028000 0x2000>;
904 interrupts = <52 53 54>;
905 status = "okay";
906 };
907
908 pxp: pxp@8002a000 {
909 reg = <0x8002a000 0x2000>;
910 interrupts = <39>;
911 status = "disabled";
912 };
913
914 ocotp: ocotp@8002c000 {
915 compatible = "fsl,ocotp";
916 reg = <0x8002c000 0x2000>;
917 status = "disabled";
918 };
919
920 axi-ahb@8002e000 {
921 reg = <0x8002e000 0x2000>;
922 status = "disabled";
923 };
924
925 lcdif: lcdif@80030000 {
926 compatible = "fsl,imx28-lcdif";
927 reg = <0x80030000 0x2000>;
928 interrupts = <38>;
929 clocks = <&clks 55>;
930 dmas = <&dma_apbh 13>;
931 dma-names = "rx";
932 status = "disabled";
933 };
934
935 can0: can@80032000 {
936 compatible = "fsl,imx28-flexcan", "fsl,p1010-flexcan";
937 reg = <0x80032000 0x2000>;
938 interrupts = <8>;
939 clocks = <&clks 58>, <&clks 58>;
940 clock-names = "ipg", "per";
941 status = "disabled";
942 };
943
944 can1: can@80034000 {
945 compatible = "fsl,imx28-flexcan", "fsl,p1010-flexcan";
946 reg = <0x80034000 0x2000>;
947 interrupts = <9>;
948 clocks = <&clks 59>, <&clks 59>;
949 clock-names = "ipg", "per";
950 status = "disabled";
951 };
952
953 simdbg: simdbg@8003c000 {
954 reg = <0x8003c000 0x200>;
955 status = "disabled";
956 };
957
958 simgpmisel: simgpmisel@8003c200 {
959 reg = <0x8003c200 0x100>;
960 status = "disabled";
961 };
962
963 simsspsel: simsspsel@8003c300 {
964 reg = <0x8003c300 0x100>;
965 status = "disabled";
966 };
967
968 simmemsel: simmemsel@8003c400 {
969 reg = <0x8003c400 0x100>;
970 status = "disabled";
971 };
972
973 gpiomon: gpiomon@8003c500 {
974 reg = <0x8003c500 0x100>;
975 status = "disabled";
976 };
977
978 simenet: simenet@8003c700 {
979 reg = <0x8003c700 0x100>;
980 status = "disabled";
981 };
982
983 armjtag: armjtag@8003c800 {
984 reg = <0x8003c800 0x100>;
985 status = "disabled";
986 };
987 };
988
989 apbx@80040000 {
990 compatible = "simple-bus";
991 #address-cells = <1>;
992 #size-cells = <1>;
993 reg = <0x80040000 0x40000>;
994 ranges;
995
996 clks: clkctrl@80040000 {
997 compatible = "fsl,imx28-clkctrl", "fsl,clkctrl";
998 reg = <0x80040000 0x2000>;
999 #clock-cells = <1>;
1000 };
1001
1002 saif0: saif@80042000 {
1003 compatible = "fsl,imx28-saif";
1004 reg = <0x80042000 0x2000>;
1005 interrupts = <59>;
1006 #clock-cells = <0>;
1007 clocks = <&clks 53>;
1008 dmas = <&dma_apbx 4>;
1009 dma-names = "rx-tx";
1010 status = "disabled";
1011 };
1012
1013 power: power@80044000 {
1014 reg = <0x80044000 0x2000>;
1015 status = "disabled";
1016 };
1017
1018 saif1: saif@80046000 {
1019 compatible = "fsl,imx28-saif";
1020 reg = <0x80046000 0x2000>;
1021 interrupts = <58>;
1022 clocks = <&clks 54>;
1023 dmas = <&dma_apbx 5>;
1024 dma-names = "rx-tx";
1025 status = "disabled";
1026 };
1027
1028 lradc: lradc@80050000 {
1029 compatible = "fsl,imx28-lradc";
1030 reg = <0x80050000 0x2000>;
1031 interrupts = <10 14 15 16 17 18 19
1032 20 21 22 23 24 25>;
1033 status = "disabled";
1034 clocks = <&clks 41>;
1035 #io-channel-cells = <1>;
1036 };
1037
1038 spdif: spdif@80054000 {
1039 reg = <0x80054000 0x2000>;
1040 interrupts = <45>;
1041 dmas = <&dma_apbx 2>;
1042 dma-names = "tx";
1043 status = "disabled";
1044 };
1045
1046 mxs_rtc: rtc@80056000 {
1047 compatible = "fsl,imx28-rtc", "fsl,stmp3xxx-rtc";
1048 reg = <0x80056000 0x2000>;
1049 interrupts = <29>;
1050 };
1051
1052 i2c0: i2c@80058000 {
1053 #address-cells = <1>;
1054 #size-cells = <0>;
1055 compatible = "fsl,imx28-i2c";
1056 reg = <0x80058000 0x2000>;
1057 interrupts = <111>;
1058 clock-frequency = <100000>;
1059 dmas = <&dma_apbx 6>;
1060 dma-names = "rx-tx";
1061 status = "disabled";
1062 };
1063
1064 i2c1: i2c@8005a000 {
1065 #address-cells = <1>;
1066 #size-cells = <0>;
1067 compatible = "fsl,imx28-i2c";
1068 reg = <0x8005a000 0x2000>;
1069 interrupts = <110>;
1070 clock-frequency = <100000>;
1071 dmas = <&dma_apbx 7>;
1072 dma-names = "rx-tx";
1073 status = "disabled";
1074 };
1075
1076 pwm: pwm@80064000 {
1077 compatible = "fsl,imx28-pwm", "fsl,imx23-pwm";
1078 reg = <0x80064000 0x2000>;
1079 clocks = <&clks 44>;
1080 #pwm-cells = <2>;
1081 fsl,pwm-number = <8>;
1082 status = "disabled";
1083 };
1084
1085 timer: timrot@80068000 {
1086 compatible = "fsl,imx28-timrot", "fsl,timrot";
1087 reg = <0x80068000 0x2000>;
1088 interrupts = <48 49 50 51>;
1089 clocks = <&clks 26>;
1090 };
1091
1092 auart0: serial@8006a000 {
1093 compatible = "fsl,imx28-auart", "fsl,imx23-auart";
1094 reg = <0x8006a000 0x2000>;
1095 interrupts = <112>;
1096 dmas = <&dma_apbx 8>, <&dma_apbx 9>;
1097 dma-names = "rx", "tx";
1098 clocks = <&clks 45>;
1099 status = "disabled";
1100 };
1101
1102 auart1: serial@8006c000 {
1103 compatible = "fsl,imx28-auart", "fsl,imx23-auart";
1104 reg = <0x8006c000 0x2000>;
1105 interrupts = <113>;
1106 dmas = <&dma_apbx 10>, <&dma_apbx 11>;
1107 dma-names = "rx", "tx";
1108 clocks = <&clks 45>;
1109 status = "disabled";
1110 };
1111
1112 auart2: serial@8006e000 {
1113 compatible = "fsl,imx28-auart", "fsl,imx23-auart";
1114 reg = <0x8006e000 0x2000>;
1115 interrupts = <114>;
1116 dmas = <&dma_apbx 12>, <&dma_apbx 13>;
1117 dma-names = "rx", "tx";
1118 clocks = <&clks 45>;
1119 status = "disabled";
1120 };
1121
1122 auart3: serial@80070000 {
1123 compatible = "fsl,imx28-auart", "fsl,imx23-auart";
1124 reg = <0x80070000 0x2000>;
1125 interrupts = <115>;
1126 dmas = <&dma_apbx 14>, <&dma_apbx 15>;
1127 dma-names = "rx", "tx";
1128 clocks = <&clks 45>;
1129 status = "disabled";
1130 };
1131
1132 auart4: serial@80072000 {
1133 compatible = "fsl,imx28-auart", "fsl,imx23-auart";
1134 reg = <0x80072000 0x2000>;
1135 interrupts = <116>;
1136 dmas = <&dma_apbx 0>, <&dma_apbx 1>;
1137 dma-names = "rx", "tx";
1138 clocks = <&clks 45>;
1139 status = "disabled";
1140 };
1141
1142 duart: serial@80074000 {
1143 compatible = "arm,pl011", "arm,primecell";
1144 reg = <0x80074000 0x1000>;
1145 interrupts = <47>;
1146 clocks = <&clks 45>, <&clks 26>;
1147 clock-names = "uart", "apb_pclk";
1148 status = "disabled";
1149 };
1150
1151 usbphy0: usbphy@8007c000 {
1152 compatible = "fsl,imx28-usbphy", "fsl,imx23-usbphy";
1153 reg = <0x8007c000 0x2000>;
1154 clocks = <&clks 62>;
1155 status = "disabled";
1156 };
1157
1158 usbphy1: usbphy@8007e000 {
1159 compatible = "fsl,imx28-usbphy", "fsl,imx23-usbphy";
1160 reg = <0x8007e000 0x2000>;
1161 clocks = <&clks 63>;
1162 status = "disabled";
1163 };
1164 };
1165 };
1166
1167 ahb@80080000 {
1168 compatible = "simple-bus";
1169 #address-cells = <1>;
1170 #size-cells = <1>;
1171 reg = <0x80080000 0x80000>;
1172 ranges;
1173
1174 usb0: usb@80080000 {
1175 compatible = "fsl,imx28-usb", "fsl,imx27-usb";
1176 reg = <0x80080000 0x10000>;
1177 interrupts = <93>;
1178 clocks = <&clks 60>;
1179 fsl,usbphy = <&usbphy0>;
1180 status = "disabled";
1181 };
1182
1183 usb1: usb@80090000 {
1184 compatible = "fsl,imx28-usb", "fsl,imx27-usb";
1185 reg = <0x80090000 0x10000>;
1186 interrupts = <92>;
1187 clocks = <&clks 61>;
1188 fsl,usbphy = <&usbphy1>;
1189 status = "disabled";
1190 };
1191
1192 dflpt: dflpt@800c0000 {
1193 reg = <0x800c0000 0x10000>;
1194 status = "disabled";
1195 };
1196
1197 mac0: ethernet@800f0000 {
1198 compatible = "fsl,imx28-fec";
1199 reg = <0x800f0000 0x4000>;
1200 interrupts = <101>;
1201 clocks = <&clks 57>, <&clks 57>, <&clks 64>;
1202 clock-names = "ipg", "ahb", "enet_out";
1203 status = "disabled";
1204 };
1205
1206 mac1: ethernet@800f4000 {
1207 compatible = "fsl,imx28-fec";
1208 reg = <0x800f4000 0x4000>;
1209 interrupts = <102>;
1210 clocks = <&clks 57>, <&clks 57>;
1211 clock-names = "ipg", "ahb";
1212 status = "disabled";
1213 };
1214
1215 etn_switch: switch@800f8000 {
1216 reg = <0x800f8000 0x8000>;
1217 status = "disabled";
1218 };
1219 };
1220
1221 iio_hwmon {
1222 compatible = "iio-hwmon";
1223 io-channels = <&lradc 8>;
1224 };
1225 };
Linux kernel - Deliverables
This page took 0.061123 seconds and 4 git commands to generate.