3 #include "skeleton.dtsi"
4 #include <dt-bindings/clock/qcom,gcc-msm8960.h>
5 #include <dt-bindings/reset/qcom,gcc-msm8960.h>
6 #include <dt-bindings/clock/qcom,mmcc-msm8960.h>
7 #include <dt-bindings/soc/qcom,gsbi.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 model = "Qualcomm APQ8064";
11 compatible = "qcom,apq8064";
12 interrupt-parent = <&intc>;
19 smem_region: smem@80000000 {
20 reg = <0x80000000 0x200000>;
30 compatible = "qcom,krait";
31 enable-method = "qcom,kpss-acc-v1";
34 next-level-cache = <&L2>;
37 cpu-idle-states = <&CPU_SPC>;
41 compatible = "qcom,krait";
42 enable-method = "qcom,kpss-acc-v1";
45 next-level-cache = <&L2>;
48 cpu-idle-states = <&CPU_SPC>;
52 compatible = "qcom,krait";
53 enable-method = "qcom,kpss-acc-v1";
56 next-level-cache = <&L2>;
59 cpu-idle-states = <&CPU_SPC>;
63 compatible = "qcom,krait";
64 enable-method = "qcom,kpss-acc-v1";
67 next-level-cache = <&L2>;
70 cpu-idle-states = <&CPU_SPC>;
80 compatible = "qcom,idle-state-spc",
82 entry-latency-us = <400>;
83 exit-latency-us = <900>;
84 min-residency-us = <3000>;
90 compatible = "qcom,krait-pmu";
91 interrupts = <1 10 0x304>;
96 compatible = "fixed-clock";
98 clock-frequency = <19200000>;
102 compatible = "fixed-clock";
104 clock-frequency = <27000000>;
108 compatible = "fixed-clock";
110 clock-frequency = <32768>;
114 sfpb_mutex: hwmutex {
115 compatible = "qcom,sfpb-mutex";
116 syscon = <&sfpb_wrapper_mutex 0x604 0x4>;
121 compatible = "qcom,smem";
122 memory-region = <&smem_region>;
124 hwlocks = <&sfpb_mutex 3>;
128 #address-cells = <1>;
131 compatible = "simple-bus";
133 tlmm_pinmux: pinctrl@800000 {
134 compatible = "qcom,apq8064-pinctrl";
135 reg = <0x800000 0x4000>;
139 interrupt-controller;
140 #interrupt-cells = <2>;
141 interrupts = <0 16 IRQ_TYPE_LEVEL_HIGH>;
143 pinctrl-names = "default";
144 pinctrl-0 = <&ps_hold>;
147 sfpb_wrapper_mutex: syscon@1200000 {
148 compatible = "syscon";
149 reg = <0x01200000 0x8000>;
152 intc: interrupt-controller@2000000 {
153 compatible = "qcom,msm-qgic2";
154 interrupt-controller;
155 #interrupt-cells = <3>;
156 reg = <0x02000000 0x1000>,
161 compatible = "qcom,kpss-timer", "qcom,msm-timer";
162 interrupts = <1 1 0x301>,
165 reg = <0x0200a000 0x100>;
166 clock-frequency = <27000000>,
168 cpu-offset = <0x80000>;
171 acc0: clock-controller@2088000 {
172 compatible = "qcom,kpss-acc-v1";
173 reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
176 acc1: clock-controller@2098000 {
177 compatible = "qcom,kpss-acc-v1";
178 reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
181 acc2: clock-controller@20a8000 {
182 compatible = "qcom,kpss-acc-v1";
183 reg = <0x020a8000 0x1000>, <0x02008000 0x1000>;
186 acc3: clock-controller@20b8000 {
187 compatible = "qcom,kpss-acc-v1";
188 reg = <0x020b8000 0x1000>, <0x02008000 0x1000>;
191 saw0: power-controller@2089000 {
192 compatible = "qcom,apq8064-saw2-v1.1-cpu", "qcom,saw2";
193 reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
197 saw1: power-controller@2099000 {
198 compatible = "qcom,apq8064-saw2-v1.1-cpu", "qcom,saw2";
199 reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
203 saw2: power-controller@20a9000 {
204 compatible = "qcom,apq8064-saw2-v1.1-cpu", "qcom,saw2";
205 reg = <0x020a9000 0x1000>, <0x02009000 0x1000>;
209 saw3: power-controller@20b9000 {
210 compatible = "qcom,apq8064-saw2-v1.1-cpu", "qcom,saw2";
211 reg = <0x020b9000 0x1000>, <0x02009000 0x1000>;
215 gsbi1: gsbi@12440000 {
217 compatible = "qcom,gsbi-v1.0.0";
219 reg = <0x12440000 0x100>;
220 clocks = <&gcc GSBI1_H_CLK>;
221 clock-names = "iface";
222 #address-cells = <1>;
226 syscon-tcsr = <&tcsr>;
228 gsbi1_i2c: i2c@12460000 {
229 compatible = "qcom,i2c-qup-v1.1.1";
230 pinctrl-0 = <&i2c1_pins &i2c1_pins_sleep>;
231 pinctrl-names = "default", "sleep";
232 reg = <0x12460000 0x1000>;
233 interrupts = <0 194 IRQ_TYPE_NONE>;
234 clocks = <&gcc GSBI1_QUP_CLK>, <&gcc GSBI1_H_CLK>;
235 clock-names = "core", "iface";
236 #address-cells = <1>;
242 gsbi2: gsbi@12480000 {
244 compatible = "qcom,gsbi-v1.0.0";
246 reg = <0x12480000 0x100>;
247 clocks = <&gcc GSBI2_H_CLK>;
248 clock-names = "iface";
249 #address-cells = <1>;
253 syscon-tcsr = <&tcsr>;
255 gsbi2_i2c: i2c@124a0000 {
256 compatible = "qcom,i2c-qup-v1.1.1";
257 reg = <0x124a0000 0x1000>;
258 pinctrl-0 = <&i2c2_pins &i2c2_pins_sleep>;
259 pinctrl-names = "default", "sleep";
260 interrupts = <0 196 IRQ_TYPE_NONE>;
261 clocks = <&gcc GSBI2_QUP_CLK>, <&gcc GSBI2_H_CLK>;
262 clock-names = "core", "iface";
263 #address-cells = <1>;
268 gsbi3: gsbi@16200000 {
270 compatible = "qcom,gsbi-v1.0.0";
272 reg = <0x16200000 0x100>;
273 clocks = <&gcc GSBI3_H_CLK>;
274 clock-names = "iface";
275 #address-cells = <1>;
278 gsbi3_i2c: i2c@16280000 {
279 compatible = "qcom,i2c-qup-v1.1.1";
280 pinctrl-0 = <&i2c3_pins &i2c3_pins_sleep>;
281 pinctrl-names = "default", "sleep";
282 reg = <0x16280000 0x1000>;
283 interrupts = <GIC_SPI 151 IRQ_TYPE_NONE>;
284 clocks = <&gcc GSBI3_QUP_CLK>,
286 clock-names = "core", "iface";
287 #address-cells = <1>;
292 gsbi4: gsbi@16300000 {
294 compatible = "qcom,gsbi-v1.0.0";
296 reg = <0x16300000 0x03>;
297 clocks = <&gcc GSBI4_H_CLK>;
298 clock-names = "iface";
299 #address-cells = <1>;
303 gsbi4_i2c: i2c@16380000 {
304 compatible = "qcom,i2c-qup-v1.1.1";
305 pinctrl-0 = <&i2c4_pins &i2c4_pins_sleep>;
306 pinctrl-names = "default", "sleep";
307 reg = <0x16380000 0x1000>;
308 interrupts = <GIC_SPI 153 IRQ_TYPE_NONE>;
309 clocks = <&gcc GSBI4_QUP_CLK>,
311 clock-names = "core", "iface";
315 gsbi5: gsbi@1a200000 {
317 compatible = "qcom,gsbi-v1.0.0";
319 reg = <0x1a200000 0x03>;
320 clocks = <&gcc GSBI5_H_CLK>;
321 clock-names = "iface";
322 #address-cells = <1>;
326 gsbi5_serial: serial@1a240000 {
327 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
328 reg = <0x1a240000 0x100>,
330 interrupts = <0 154 0x0>;
331 clocks = <&gcc GSBI5_UART_CLK>, <&gcc GSBI5_H_CLK>;
332 clock-names = "core", "iface";
336 gsbi5_spi: spi@1a280000 {
337 compatible = "qcom,spi-qup-v1.1.1";
338 reg = <0x1a280000 0x1000>;
339 interrupts = <0 155 0>;
340 pinctrl-0 = <&spi5_default &spi5_sleep>;
341 pinctrl-names = "default", "sleep";
342 clocks = <&gcc GSBI5_QUP_CLK>, <&gcc GSBI5_H_CLK>;
343 clock-names = "core", "iface";
345 #address-cells = <1>;
350 gsbi6: gsbi@16500000 {
352 compatible = "qcom,gsbi-v1.0.0";
354 reg = <0x16500000 0x03>;
355 clocks = <&gcc GSBI6_H_CLK>;
356 clock-names = "iface";
357 #address-cells = <1>;
361 gsbi6_serial: serial@16540000 {
362 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
363 reg = <0x16540000 0x100>,
365 interrupts = <0 156 0x0>;
366 clocks = <&gcc GSBI6_UART_CLK>, <&gcc GSBI6_H_CLK>;
367 clock-names = "core", "iface";
371 gsbi6_i2c: i2c@16580000 {
372 compatible = "qcom,i2c-qup-v1.1.1";
373 pinctrl-0 = <&i2c6_pins &i2c6_pins_sleep>;
374 pinctrl-names = "default", "sleep";
375 reg = <0x16580000 0x1000>;
376 interrupts = <GIC_SPI 157 IRQ_TYPE_NONE>;
377 clocks = <&gcc GSBI6_QUP_CLK>,
379 clock-names = "core", "iface";
383 gsbi7: gsbi@16600000 {
385 compatible = "qcom,gsbi-v1.0.0";
387 reg = <0x16600000 0x100>;
388 clocks = <&gcc GSBI7_H_CLK>;
389 clock-names = "iface";
390 #address-cells = <1>;
393 syscon-tcsr = <&tcsr>;
395 gsbi7_serial: serial@16640000 {
396 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
397 reg = <0x16640000 0x1000>,
399 interrupts = <0 158 0x0>;
400 clocks = <&gcc GSBI7_UART_CLK>, <&gcc GSBI7_H_CLK>;
401 clock-names = "core", "iface";
407 compatible = "qcom,prng";
408 reg = <0x1a500000 0x200>;
409 clocks = <&gcc PRNG_CLK>;
410 clock-names = "core";
414 compatible = "qcom,ssbi";
415 reg = <0x00500000 0x1000>;
416 qcom,controller-type = "pmic-arbiter";
419 compatible = "qcom,pm8921";
420 interrupt-parent = <&tlmm_pinmux>;
422 #interrupt-cells = <2>;
423 interrupt-controller;
424 #address-cells = <1>;
427 pm8921_gpio: gpio@150 {
429 compatible = "qcom,pm8921-gpio",
432 interrupts = <192 1>, <193 1>, <194 1>,
433 <195 1>, <196 1>, <197 1>,
434 <198 1>, <199 1>, <200 1>,
435 <201 1>, <202 1>, <203 1>,
436 <204 1>, <205 1>, <206 1>,
437 <207 1>, <208 1>, <209 1>,
438 <210 1>, <211 1>, <212 1>,
439 <213 1>, <214 1>, <215 1>,
440 <216 1>, <217 1>, <218 1>,
441 <219 1>, <220 1>, <221 1>,
442 <222 1>, <223 1>, <224 1>,
443 <225 1>, <226 1>, <227 1>,
444 <228 1>, <229 1>, <230 1>,
445 <231 1>, <232 1>, <233 1>,
453 pm8921_mpps: mpps@50 {
454 compatible = "qcom,pm8921-mpp",
460 <128 1>, <129 1>, <130 1>, <131 1>,
461 <132 1>, <133 1>, <134 1>, <135 1>,
462 <136 1>, <137 1>, <138 1>, <139 1>;
466 compatible = "qcom,pm8921-rtc";
467 interrupt-parent = <&pmicintc>;
474 compatible = "qcom,pm8921-pwrkey";
476 interrupt-parent = <&pmicintc>;
477 interrupts = <50 1>, <51 1>;
484 gcc: clock-controller@900000 {
485 compatible = "qcom,gcc-apq8064";
486 reg = <0x00900000 0x4000>;
491 lcc: clock-controller@28000000 {
492 compatible = "qcom,lcc-apq8064";
493 reg = <0x28000000 0x1000>;
498 mmcc: clock-controller@4000000 {
499 compatible = "qcom,mmcc-apq8064";
500 reg = <0x4000000 0x1000>;
505 l2cc: clock-controller@2011000 {
506 compatible = "syscon";
507 reg = <0x2011000 0x1000>;
511 compatible = "qcom,rpm-apq8064";
512 reg = <0x108000 0x1000>;
513 qcom,ipc = <&l2cc 0x8 2>;
515 interrupts = <GIC_SPI 19 IRQ_TYPE_EDGE_RISING>,
516 <GIC_SPI 21 IRQ_TYPE_EDGE_RISING>,
517 <GIC_SPI 22 IRQ_TYPE_EDGE_RISING>;
518 interrupt-names = "ack", "err", "wakeup";
520 rpmcc: clock-controller {
521 compatible = "qcom,rpmcc-apq8064", "qcom,rpmcc";
526 compatible = "qcom,rpm-pm8921-regulators";
562 pm8921_lvs1: lvs1 {};
563 pm8921_lvs2: lvs2 {};
564 pm8921_lvs3: lvs3 {};
565 pm8921_lvs4: lvs4 {};
566 pm8921_lvs5: lvs5 {};
567 pm8921_lvs6: lvs6 {};
568 pm8921_lvs7: lvs7 {};
570 pm8921_usb_switch: usb-switch {};
572 pm8921_hdmi_switch: hdmi-switch {
580 usb1_phy: phy@12500000 {
581 compatible = "qcom,usb-otg-ci";
582 reg = <0x12500000 0x400>;
583 interrupts = <GIC_SPI 100 IRQ_TYPE_NONE>;
587 clocks = <&gcc USB_HS1_XCVR_CLK>,
588 <&gcc USB_HS1_H_CLK>;
589 clock-names = "core", "iface";
591 resets = <&gcc USB_HS1_RESET>;
592 reset-names = "link";
595 usb3_phy: phy@12520000 {
596 compatible = "qcom,usb-otg-ci";
597 reg = <0x12520000 0x400>;
598 interrupts = <GIC_SPI 188 IRQ_TYPE_NONE>;
602 clocks = <&gcc USB_HS3_XCVR_CLK>,
603 <&gcc USB_HS3_H_CLK>;
604 clock-names = "core", "iface";
606 resets = <&gcc USB_HS3_RESET>;
607 reset-names = "link";
610 usb4_phy: phy@12530000 {
611 compatible = "qcom,usb-otg-ci";
612 reg = <0x12530000 0x400>;
613 interrupts = <GIC_SPI 215 IRQ_TYPE_NONE>;
617 clocks = <&gcc USB_HS4_XCVR_CLK>,
618 <&gcc USB_HS4_H_CLK>;
619 clock-names = "core", "iface";
621 resets = <&gcc USB_HS4_RESET>;
622 reset-names = "link";
625 gadget1: gadget@12500000 {
626 compatible = "qcom,ci-hdrc";
627 reg = <0x12500000 0x400>;
629 dr_mode = "peripheral";
630 interrupts = <GIC_SPI 100 IRQ_TYPE_NONE>;
631 usb-phy = <&usb1_phy>;
635 compatible = "qcom,ehci-host";
636 reg = <0x12500000 0x400>;
637 interrupts = <GIC_SPI 100 IRQ_TYPE_NONE>;
639 usb-phy = <&usb1_phy>;
643 compatible = "qcom,ehci-host";
644 reg = <0x12520000 0x400>;
645 interrupts = <GIC_SPI 188 IRQ_TYPE_NONE>;
647 usb-phy = <&usb3_phy>;
651 compatible = "qcom,ehci-host";
652 reg = <0x12530000 0x400>;
653 interrupts = <GIC_SPI 215 IRQ_TYPE_NONE>;
655 usb-phy = <&usb4_phy>;
658 sata_phy0: phy@1b400000 {
659 compatible = "qcom,apq8064-sata-phy";
661 reg = <0x1b400000 0x200>;
662 reg-names = "phy_mem";
663 clocks = <&gcc SATA_PHY_CFG_CLK>;
668 sata0: sata@29000000 {
669 compatible = "qcom,apq8064-ahci", "generic-ahci";
671 reg = <0x29000000 0x180>;
672 interrupts = <GIC_SPI 209 IRQ_TYPE_NONE>;
674 clocks = <&gcc SFAB_SATA_S_H_CLK>,
677 <&gcc SATA_RXOOB_CLK>,
678 <&gcc SATA_PMALIVE_CLK>;
679 clock-names = "slave_iface",
685 assigned-clocks = <&gcc SATA_RXOOB_CLK>,
686 <&gcc SATA_PMALIVE_CLK>;
687 assigned-clock-rates = <100000000>, <100000000>;
690 phy-names = "sata-phy";
691 ports-implemented = <0x1>;
694 /* Temporary fixed regulator */
695 sdcc1bam:dma@12402000{
696 compatible = "qcom,bam-v1.3.0";
697 reg = <0x12402000 0x8000>;
698 interrupts = <0 98 0>;
699 clocks = <&gcc SDC1_H_CLK>;
700 clock-names = "bam_clk";
705 sdcc3bam:dma@12182000{
706 compatible = "qcom,bam-v1.3.0";
707 reg = <0x12182000 0x8000>;
708 interrupts = <0 96 0>;
709 clocks = <&gcc SDC3_H_CLK>;
710 clock-names = "bam_clk";
715 sdcc4bam:dma@121c2000{
716 compatible = "qcom,bam-v1.3.0";
717 reg = <0x121c2000 0x8000>;
718 interrupts = <0 95 0>;
719 clocks = <&gcc SDC4_H_CLK>;
720 clock-names = "bam_clk";
726 compatible = "simple-bus";
727 #address-cells = <1>;
730 sdcc1: sdcc@12400000 {
732 compatible = "arm,pl18x", "arm,primecell";
733 arm,primecell-periphid = <0x00051180>;
734 reg = <0x12400000 0x2000>;
735 interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
736 interrupt-names = "cmd_irq";
737 clocks = <&gcc SDC1_CLK>, <&gcc SDC1_H_CLK>;
738 clock-names = "mclk", "apb_pclk";
740 max-frequency = <96000000>;
744 dmas = <&sdcc1bam 2>, <&sdcc1bam 1>;
745 dma-names = "tx", "rx";
748 sdcc3: sdcc@12180000 {
749 compatible = "arm,pl18x", "arm,primecell";
750 arm,primecell-periphid = <0x00051180>;
752 reg = <0x12180000 0x2000>;
753 interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
754 interrupt-names = "cmd_irq";
755 clocks = <&gcc SDC3_CLK>, <&gcc SDC3_H_CLK>;
756 clock-names = "mclk", "apb_pclk";
760 max-frequency = <192000000>;
762 dmas = <&sdcc3bam 2>, <&sdcc3bam 1>;
763 dma-names = "tx", "rx";
766 sdcc4: sdcc@121c0000 {
767 compatible = "arm,pl18x", "arm,primecell";
768 arm,primecell-periphid = <0x00051180>;
770 reg = <0x121c0000 0x2000>;
771 interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
772 interrupt-names = "cmd_irq";
773 clocks = <&gcc SDC4_CLK>, <&gcc SDC4_H_CLK>;
774 clock-names = "mclk", "apb_pclk";
778 max-frequency = <48000000>;
779 dmas = <&sdcc4bam 2>, <&sdcc4bam 1>;
780 dma-names = "tx", "rx";
781 pinctrl-names = "default";
782 pinctrl-0 = <&sdc4_gpios>;
786 tcsr: syscon@1a400000 {
787 compatible = "qcom,tcsr-apq8064", "syscon";
788 reg = <0x1a400000 0x100>;
792 compatible = "qcom,pcie-apq8064", "snps,dw-pcie";
793 reg = <0x1b500000 0x1000
796 0x0ff00000 0x100000>;
797 reg-names = "dbi", "elbi", "parf", "config";
799 linux,pci-domain = <0>;
800 bus-range = <0x00 0xff>;
802 #address-cells = <3>;
804 ranges = <0x81000000 0 0 0x0fe00000 0 0x00100000 /* I/O */
805 0x82000000 0 0 0x08000000 0 0x07e00000>; /* memory */
806 interrupts = <GIC_SPI 238 IRQ_TYPE_NONE>;
807 interrupt-names = "msi";
808 #interrupt-cells = <1>;
809 interrupt-map-mask = <0 0 0 0x7>;
810 interrupt-map = <0 0 0 1 &intc 0 36 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
811 <0 0 0 2 &intc 0 37 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
812 <0 0 0 3 &intc 0 38 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
813 <0 0 0 4 &intc 0 39 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
814 clocks = <&gcc PCIE_A_CLK>,
816 <&gcc PCIE_PHY_REF_CLK>;
817 clock-names = "core", "iface", "phy";
818 resets = <&gcc PCIE_ACLK_RESET>,
819 <&gcc PCIE_HCLK_RESET>,
820 <&gcc PCIE_POR_RESET>,
821 <&gcc PCIE_PCI_RESET>,
822 <&gcc PCIE_PHY_RESET>;
823 reset-names = "axi", "ahb", "por", "pci", "phy";
828 #include "qcom-apq8064-pins.dtsi"