ARM: dts: STi: STih407: Switch LPC mode from RTC to Clocksource
[deliverable/linux.git] / arch / arm / boot / dts / rk3288-rock2-som.dtsi
1 /*
2 * This file is dual-licensed: you can use it either under the terms
3 * of the GPL or the X11 license, at your option. Note that this dual
4 * licensing only applies to this file, and not this project as a
5 * whole.
6 *
7 * a) This file is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of the
10 * License, or (at your option) any later version.
11 *
12 * This file is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * Or, alternatively,
18 *
19 * b) Permission is hereby granted, free of charge, to any person
20 * obtaining a copy of this software and associated documentation
21 * files (the "Software"), to deal in the Software without
22 * restriction, including without limitation the rights to use,
23 * copy, modify, merge, publish, distribute, sublicense, and/or
24 * sell copies of the Software, and to permit persons to whom the
25 * Software is furnished to do so, subject to the following
26 * conditions:
27 *
28 * The above copyright notice and this permission notice shall be
29 * included in all copies or substantial portions of the Software.
30 *
31 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
32 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
33 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
34 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
35 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
36 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
37 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
38 * OTHER DEALINGS IN THE SOFTWARE.
39 */
40
41 #include <dt-bindings/pwm/pwm.h>
42 #include "rk3288.dtsi"
43
44 / {
45 memory {
46 reg = <0x0 0x80000000>;
47 device_type = "memory";
48 };
49
50 emmc_pwrseq: emmc-pwrseq {
51 compatible = "mmc-pwrseq-emmc";
52 pinctrl-0 = <&emmc_reset>;
53 pinctrl-names = "default";
54 reset-gpios = <&gpio3 9 GPIO_ACTIVE_LOW>;
55 };
56
57 ext_gmac: external-gmac-clock {
58 compatible = "fixed-clock";
59 #clock-cells = <0>;
60 clock-frequency = <125000000>;
61 clock-output-names = "ext_gmac";
62 };
63
64 io_domains: io-domains {
65 compatible = "rockchip,rk3288-io-voltage-domain";
66 rockchip,grf = <&grf>;
67
68 audio-supply = <&vcc_io>;
69 bb-supply = <&vcc_io>;
70 dvp-supply = <&vcc_18>;
71 flash0-supply = <&vcc_flash>;
72 flash1-supply = <&vccio_pmu>;
73 gpio30-supply = <&vccio_pmu>;
74 gpio1830 = <&vcc_io>;
75 lcdc-supply = <&vcc_io>;
76 sdcard-supply = <&vccio_sd>;
77 wifi-supply = <&vcc_18>;
78 };
79
80 vcc_flash: flash-regulator {
81 compatible = "regulator-fixed";
82 regulator-name = "vcc_sys";
83 regulator-min-microvolt = <1800000>;
84 regulator-max-microvolt = <1800000>;
85 startup-delay-us = <150>;
86 vin-supply = <&vcc_io>;
87 };
88
89 vcc_sys: vsys-regulator {
90 compatible = "regulator-fixed";
91 regulator-name = "vcc_sys";
92 regulator-min-microvolt = <5000000>;
93 regulator-max-microvolt = <5000000>;
94 regulator-always-on;
95 regulator-boot-on;
96 };
97 };
98
99 &cpu0 {
100 cpu0-supply = <&vdd_cpu>;
101 };
102
103 &emmc {
104 bus-width = <8>;
105 cap-mmc-highspeed;
106 disable-wp;
107 non-removable;
108 num-slots = <1>;
109 mmc-pwrseq = <&emmc_pwrseq>;
110 pinctrl-names = "default";
111 pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>;
112 vmmc-supply = <&vcc_io>;
113 vqmmc-supply = <&vcc_flash>;
114 status = "okay";
115 };
116
117 &gmac {
118 assigned-clocks = <&cru SCLK_MAC>;
119 assigned-clock-parents = <&ext_gmac>;
120 clock_in_out = "input";
121 phy-mode = "rgmii";
122 phy-supply = <&vccio_pmu>;
123 pinctrl-names = "default";
124 pinctrl-0 = <&rgmii_pins &phy_rst>;
125 snps,reset-gpio = <&gpio4 8 GPIO_ACTIVE_LOW>;
126 snps,reset-active-low;
127 snps,reset-delays-us = <0 10000 30000>;
128 rx_delay = <0x10>;
129 tx_delay = <0x30>;
130 };
131
132 &i2c0 {
133 status = "okay";
134
135 act8846: act8846@5a {
136 compatible = "active-semi,act8846";
137 reg = <0x5a>;
138 system-power-controller;
139 inl1-supply = <&vcc_io>;
140 inl2-supply = <&vcc_sys>;
141 inl3-supply = <&vcc_20>;
142 vp1-supply = <&vcc_sys>;
143 vp2-supply = <&vcc_sys>;
144 vp3-supply = <&vcc_sys>;
145 vp4-supply = <&vcc_sys>;
146
147 regulators {
148 vcc_ddr: REG1 {
149 regulator-name = "VCC_DDR";
150 regulator-min-microvolt = <1200000>;
151 regulator-max-microvolt = <1200000>;
152 regulator-always-on;
153 };
154
155 vcc_io: REG2 {
156 regulator-name = "VCC_IO";
157 regulator-min-microvolt = <3300000>;
158 regulator-max-microvolt = <3300000>;
159 regulator-always-on;
160 };
161
162 vdd_log: REG3 {
163 regulator-name = "VDD_LOG";
164 regulator-min-microvolt = <1000000>;
165 regulator-max-microvolt = <1000000>;
166 regulator-always-on;
167 };
168
169 vcc_20: REG4 {
170 regulator-name = "VCC_20";
171 regulator-min-microvolt = <2000000>;
172 regulator-max-microvolt = <2000000>;
173 regulator-always-on;
174 };
175
176 vccio_sd: REG5 {
177 regulator-name = "VCCIO_SD";
178 regulator-min-microvolt = <3300000>;
179 regulator-max-microvolt = <3300000>;
180 regulator-always-on;
181 };
182
183 vdd10_lcd: REG6 {
184 regulator-name = "VDD10_LCD";
185 regulator-min-microvolt = <1000000>;
186 regulator-max-microvolt = <1000000>;
187 regulator-always-on;
188 };
189
190 vcca_codec: REG7 {
191 regulator-name = "VCCA_CODEC";
192 regulator-min-microvolt = <3300000>;
193 regulator-max-microvolt = <3300000>;
194 regulator-always-on;
195 };
196
197 vcca_tp: REG8 {
198 regulator-name = "VCCA_TP";
199 regulator-min-microvolt = <3300000>;
200 regulator-max-microvolt = <3300000>;
201 regulator-always-on;
202 };
203
204 vccio_pmu: REG9 {
205 regulator-name = "VCCIO_PMU";
206 regulator-min-microvolt = <3300000>;
207 regulator-max-microvolt = <3300000>;
208 regulator-always-on;
209 };
210
211 vdd_10: REG10 {
212 regulator-name = "VDD_10";
213 regulator-min-microvolt = <1000000>;
214 regulator-max-microvolt = <1000000>;
215 regulator-always-on;
216 };
217
218 vcc_18: REG11 {
219 regulator-name = "VCC_18";
220 regulator-min-microvolt = <1800000>;
221 regulator-max-microvolt = <1800000>;
222 regulator-always-on;
223 };
224
225 vcc18_lcd: REG12 {
226 regulator-name = "VCC18_LCD";
227 regulator-min-microvolt = <1800000>;
228 regulator-max-microvolt = <1800000>;
229 regulator-always-on;
230 };
231 };
232 };
233
234 vdd_cpu: syr827@40 {
235 compatible = "silergy,syr827";
236 reg = <0x40>;
237 fcs,suspend-voltage-selector = <1>;
238 regulator-always-on;
239 regulator-boot-on;
240 regulator-enable-ramp-delay = <300>;
241 regulator-name = "vdd_cpu";
242 regulator-min-microvolt = <850000>;
243 regulator-max-microvolt = <1350000>;
244 regulator-ramp-delay = <8000>;
245 vin-supply = <&vcc_sys>;
246 };
247
248 vdd_gpu: syr828@41 {
249 compatible = "silergy,syr828";
250 reg = <0x41>;
251 fcs,suspend-voltage-selector = <1>;
252 regulator-always-on;
253 regulator-enable-ramp-delay = <300>;
254 regulator-min-microvolt = <850000>;
255 regulator-max-microvolt = <1350000>;
256 regulator-name = "vdd_gpu";
257 regulator-ramp-delay = <8000>;
258 vin-supply = <&vcc_sys>;
259 };
260 };
261
262 &pinctrl {
263 pcfg_output_high: pcfg-output-high {
264 output-high;
265 };
266
267 emmc {
268 emmc_reset: emmc-reset {
269 rockchip,pins = <3 9 RK_FUNC_GPIO &pcfg_pull_none>;
270 };
271 };
272
273 gmac {
274 phy_rst: phy-rst {
275 rockchip,pins = <4 8 RK_FUNC_GPIO &pcfg_output_high>;
276 };
277 };
278 };
279
280 &tsadc {
281 rockchip,hw-tshut-mode = <0>; /* tshut mode 0:CRU 1:GPIO */
282 rockchip,hw-tshut-polarity = <0>; /* tshut polarity 0:LOW 1:HIGH */
283 status = "okay";
284 };
285
286 &vopb {
287 status = "okay";
288 };
289
290 &vopb_mmu {
291 status = "okay";
292 };
293
294 &vopl {
295 status = "okay";
296 };
297
298 &vopl_mmu {
299 status = "okay";
300 };
301
302 &wdt {
303 status = "okay";
304 };
This page took 0.051203 seconds and 5 git commands to generate.