arch/arm/boot/dts/vf-colibri.dtsi

   1 /*
   2  * Copyright 2014 Toradex AG
   3  *
   4  * This file is dual-licensed: you can use it either under the terms
   5  * of the GPL or the X11 license, at your option. Note that this dual
   6  * licensing only applies to this file, and not this project as a
   7  * whole.
   8  *
   9  *  a) This file is free software; you can redistribute it and/or
  10  *     modify it under the terms of the GNU General Public License
  11  *     version 2 as published by the Free Software Foundation.
  12  *
  13  *     This file is distributed in the hope that it will be useful
  14  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
  15  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  16  *     GNU General Public License for more details.
  17  *
  18  * Or, alternatively
  19  *
  20  *  b) Permission is hereby granted, free of charge, to any person
  21  *     obtaining a copy of this software and associated documentation
  22  *     files (the "Software"), to deal in the Software without
  23  *     restriction, including without limitation the rights to use
  24  *     copy, modify, merge, publish, distribute, sublicense, and/or
  25  *     sell copies of the Software, and to permit persons to whom the
  26  *     Software is furnished to do so, subject to the following
  27  *     conditions:
  28  *
  29  *     The above copyright notice and this permission notice shall be
  30  *     included in all copies or substantial portions of the Software.
  31  *
  32  *     THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
  33  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  34  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  35  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  36  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
  37  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  38  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  39  *     OTHER DEALINGS IN THE SOFTWARE.
  40  */
  41
  42 / {
  43         aliases {
  44                 ethernet0 = &fec1;
  45                 ethernet1 = &fec0;
  46         };
  47
  48         bl: backlight {
  49                 compatible = "pwm-backlight";
  50                 pinctrl-names = "default";
  51                 pinctrl-0 = <&pinctrl_gpio_bl_on>;
  52                 pwms = <&pwm0 0 5000000 0>;
  53                 enable-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
  54                 status = "disabled";
  55         };
  56
  57         reg_module_3v3: regulator-module-3v3 {
  58                 compatible = "regulator-fixed";
  59                 regulator-name = "+V3.3";
  60                 regulator-min-microvolt = <3300000>;
  61                 regulator-max-microvolt = <3300000>;
  62         };
  63
  64         reg_module_3v3_avdd: regulator-module-3v3-avdd {
  65                 compatible = "regulator-fixed";
  66                 regulator-name = "+V3.3_AVDD_AUDIO";
  67                 regulator-min-microvolt = <3300000>;
  68                 regulator-max-microvolt = <3300000>;
  69         };
  70 };
  71
  72 &adc0 {
  73         status = "okay";
  74         vref-supply = <&reg_module_3v3_avdd>;
  75 };
  76
  77 &adc1 {
  78         status = "okay";
  79         vref-supply = <&reg_module_3v3_avdd>;
  80 };
  81
  82 &can0 {
  83         pinctrl-names = "default";
  84         pinctrl-0 = <&pinctrl_flexcan0>;
  85         status = "disabled";
  86 };
  87
  88 &can1 {
  89         pinctrl-names = "default";
  90         pinctrl-0 = <&pinctrl_flexcan1>;
  91         status = "disabled";
  92 };
  93
  94 &clks {
  95         assigned-clocks = <&clks VF610_CLK_ENET_SEL>,
  96                           <&clks VF610_CLK_ENET_TS_SEL>;
  97         assigned-clock-parents = <&clks VF610_CLK_ENET_50M>,
  98                                  <&clks VF610_CLK_ENET_50M>;
  99 };
 100
 101 &dspi1 {
 102         bus-num = <1>;
 103         pinctrl-names = "default";
 104         pinctrl-0 = <&pinctrl_dspi1>;
 105 };
 106
 107 &edma0 {
 108         status = "okay";
 109 };
 110
 111 &esdhc1 {
 112         pinctrl-names = "default";
 113         pinctrl-0 = <&pinctrl_esdhc1>;
 114         bus-width = <4>;
 115         cd-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
 116         disable-wp;
 117 };
 118
 119 &fec1 {
 120         phy-mode = "rmii";
 121         phy-supply = <&reg_module_3v3>;
 122         pinctrl-names = "default";
 123         pinctrl-0 = <&pinctrl_fec1>;
 124 };
 125
 126 &i2c0 {
 127         clock-frequency = <400000>;
 128         pinctrl-names = "default";
 129         pinctrl-0 = <&pinctrl_i2c0>;
 130 };
 131
 132 &nfc {
 133         pinctrl-names = "default";
 134         pinctrl-0 = <&pinctrl_nfc>;
 135         status = "okay";
 136
 137         nand@0 {
 138                 compatible = "fsl,vf610-nfc-nandcs";
 139                 reg = <0>;
 140                 #address-cells = <1>;
 141                 #size-cells = <1>;
 142                 nand-bus-width = <8>;
 143                 nand-ecc-mode = "hw";
 144                 nand-ecc-strength = <32>;
 145                 nand-ecc-step-size = <2048>;
 146                 nand-on-flash-bbt;
 147         };
 148 };
 149
 150 &pwm0 {
 151         pinctrl-names = "default";
 152         pinctrl-0 = <&pinctrl_pwm0>;
 153 };
 154
 155 &pwm1 {
 156         pinctrl-names = "default";
 157         pinctrl-0 = <&pinctrl_pwm1>;
 158 };
 159
 160 &uart0 {
 161         pinctrl-names = "default";
 162         pinctrl-0 = <&pinctrl_uart0>;
 163 };
 164
 165 &uart1 {
 166         pinctrl-names = "default";
 167         pinctrl-0 = <&pinctrl_uart1>;
 168 };
 169
 170 &uart2 {
 171         pinctrl-names = "default";
 172         pinctrl-0 = <&pinctrl_uart2>;
 173 };
 174
 175 &usbdev0 {
 176         disable-over-current;
 177         status = "okay";
 178 };
 179
 180 &usbh1 {
 181         disable-over-current;
 182         status = "okay";
 183 };
 184
 185 &usbmisc0 {
 186         status = "okay";
 187 };
 188
 189 &usbmisc1 {
 190         status = "okay";
 191 };
 192
 193 &usbphy0 {
 194         status = "okay";
 195 };
 196
 197 &usbphy1 {
 198         status = "okay";
 199 };
 200
 201 &iomuxc {
 202         vf610-colibri {
 203                 pinctrl_flexcan0: can0grp {
 204                         fsl,pins = <
 205                                 VF610_PAD_PTB14__CAN0_RX        0x31F1
 206                                 VF610_PAD_PTB15__CAN0_TX        0x31F2
 207                         >;
 208                 };
 209
 210                 pinctrl_flexcan1: can1grp {
 211                         fsl,pins = <
 212                                 VF610_PAD_PTB16__CAN1_RX        0x31F1
 213                                 VF610_PAD_PTB17__CAN1_TX        0x31F2
 214                         >;
 215                 };
 216
 217                 pinctrl_gpio_ext: gpio_ext {
 218                         fsl,pins = <
 219                                 VF610_PAD_PTD10__GPIO_89        0x22ed /* EXT_IO_0 */
 220                                 VF610_PAD_PTD9__GPIO_88         0x22ed /* EXT_IO_1 */
 221                                 VF610_PAD_PTD26__GPIO_68        0x22ed /* EXT_IO_2 */
 222                         >;
 223                 };
 224
 225                 pinctrl_dspi1: dspi1grp {
 226                         fsl,pins = <
 227                                 VF610_PAD_PTD5__DSPI1_CS0               0x33e2
 228                                 VF610_PAD_PTD6__DSPI1_SIN               0x33e1
 229                                 VF610_PAD_PTD7__DSPI1_SOUT              0x33e2
 230                                 VF610_PAD_PTD8__DSPI1_SCK               0x33e2
 231                         >;
 232                 };
 233
 234                 pinctrl_esdhc1: esdhc1grp {
 235                         fsl,pins = <
 236                                 VF610_PAD_PTA24__ESDHC1_CLK     0x31ef
 237                                 VF610_PAD_PTA25__ESDHC1_CMD     0x31ef
 238                                 VF610_PAD_PTA26__ESDHC1_DAT0    0x31ef
 239                                 VF610_PAD_PTA27__ESDHC1_DAT1    0x31ef
 240                                 VF610_PAD_PTA28__ESDHC1_DATA2   0x31ef
 241                                 VF610_PAD_PTA29__ESDHC1_DAT3    0x31ef
 242                                 VF610_PAD_PTB20__GPIO_42        0x219d
 243                         >;
 244                 };
 245
 246                 pinctrl_fec1: fec1grp {
 247                         fsl,pins = <
 248                                 VF610_PAD_PTA6__RMII_CLKOUT             0x30d2
 249                                 VF610_PAD_PTC9__ENET_RMII1_MDC          0x30d2
 250                                 VF610_PAD_PTC10__ENET_RMII1_MDIO        0x30d3
 251                                 VF610_PAD_PTC11__ENET_RMII1_CRS         0x30d1
 252                                 VF610_PAD_PTC12__ENET_RMII1_RXD1        0x30d1
 253                                 VF610_PAD_PTC13__ENET_RMII1_RXD0        0x30d1
 254                                 VF610_PAD_PTC14__ENET_RMII1_RXER        0x30d1
 255                                 VF610_PAD_PTC15__ENET_RMII1_TXD1        0x30d2
 256                                 VF610_PAD_PTC16__ENET_RMII1_TXD0        0x30d2
 257                                 VF610_PAD_PTC17__ENET_RMII1_TXEN        0x30d2
 258                         >;
 259                 };
 260
 261                 pinctrl_gpio_bl_on: gpio_bl_on {
 262                         fsl,pins = <
 263                                 VF610_PAD_PTC0__GPIO_45         0x22ef
 264                         >;
 265                 };
 266
 267                 pinctrl_i2c0: i2c0grp {
 268                         fsl,pins = <
 269                                 VF610_PAD_PTB14__I2C0_SCL               0x37ff
 270                                 VF610_PAD_PTB15__I2C0_SDA               0x37ff
 271                         >;
 272                 };
 273
 274                 pinctrl_nfc: nfcgrp {
 275                         fsl,pins = <
 276                                 VF610_PAD_PTD23__NF_IO7         0x28df
 277                                 VF610_PAD_PTD22__NF_IO6         0x28df
 278                                 VF610_PAD_PTD21__NF_IO5         0x28df
 279                                 VF610_PAD_PTD20__NF_IO4         0x28df
 280                                 VF610_PAD_PTD19__NF_IO3         0x28df
 281                                 VF610_PAD_PTD18__NF_IO2         0x28df
 282                                 VF610_PAD_PTD17__NF_IO1         0x28df
 283                                 VF610_PAD_PTD16__NF_IO0         0x28df
 284                                 VF610_PAD_PTB24__NF_WE_B        0x28c2
 285                                 VF610_PAD_PTB25__NF_CE0_B       0x28c2
 286                                 VF610_PAD_PTB27__NF_RE_B        0x28c2
 287                                 VF610_PAD_PTC26__NF_RB_B        0x283d
 288                                 VF610_PAD_PTC27__NF_ALE         0x28c2
 289                                 VF610_PAD_PTC28__NF_CLE         0x28c2
 290                         >;
 291                 };
 292
 293                 pinctrl_pwm0: pwm0grp {
 294                         fsl,pins = <
 295                                 VF610_PAD_PTB0__FTM0_CH0                0x1182
 296                                 VF610_PAD_PTB1__FTM0_CH1                0x1182
 297                         >;
 298                 };
 299
 300                 pinctrl_pwm1: pwm1grp {
 301                         fsl,pins = <
 302                                 VF610_PAD_PTB8__FTM1_CH0                0x1182
 303                                 VF610_PAD_PTB9__FTM1_CH1                0x1182
 304                         >;
 305                 };
 306
 307                 pinctrl_uart0: uart0grp {
 308                         fsl,pins = <
 309                                 VF610_PAD_PTB10__UART0_TX               0x21a2
 310                                 VF610_PAD_PTB11__UART0_RX               0x21a1
 311                                 VF610_PAD_PTB12__UART0_RTS              0x21a2
 312                                 VF610_PAD_PTB13__UART0_CTS              0x21a1
 313                         >;
 314                 };
 315
 316                 pinctrl_uart1: uart1grp {
 317                         fsl,pins = <
 318                                 VF610_PAD_PTB4__UART1_TX                0x21a2
 319                                 VF610_PAD_PTB5__UART1_RX                0x21a1
 320                         >;
 321                 };
 322
 323                 pinctrl_uart2: uart2grp {
 324                         fsl,pins = <
 325                                 VF610_PAD_PTD0__UART2_TX                0x21a2
 326                                 VF610_PAD_PTD1__UART2_RX                0x21a1
 327                                 VF610_PAD_PTD2__UART2_RTS               0x21a2
 328                                 VF610_PAD_PTD3__UART2_CTS               0x21a1
 329                         >;
 330                 };
 331
 332                 pinctrl_usbh1_reg: gpio_usb_vbus {
 333                         fsl,pins = <
 334                                 VF610_PAD_PTD4__GPIO_83                 0x22ed
 335                         >;
 336                 };
 337         };
 338 };