2 * linux/arch/arm/mach-integrator/integrator_cp.c
4 * Copyright (C) 2003 Deep Blue Solutions Ltd
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License.
10 #include <linux/types.h>
11 #include <linux/kernel.h>
12 #include <linux/init.h>
13 #include <linux/list.h>
14 #include <linux/platform_device.h>
15 #include <linux/dma-mapping.h>
16 #include <linux/string.h>
17 #include <linux/device.h>
18 #include <linux/amba/bus.h>
19 #include <linux/amba/kmi.h>
20 #include <linux/amba/clcd.h>
21 #include <linux/amba/mmci.h>
23 #include <linux/irqchip/versatile-fpga.h>
24 #include <linux/gfp.h>
25 #include <linux/mtd/physmap.h>
26 #include <linux/platform_data/clk-integrator.h>
27 #include <linux/of_irq.h>
28 #include <linux/of_address.h>
29 #include <linux/of_platform.h>
30 #include <linux/sys_soc.h>
32 #include <mach/hardware.h>
33 #include <mach/platform.h>
34 #include <asm/setup.h>
35 #include <asm/mach-types.h>
36 #include <asm/hardware/arm_timer.h>
37 #include <asm/hardware/icst.h>
41 #include <asm/mach/arch.h>
42 #include <asm/mach/irq.h>
43 #include <asm/mach/map.h>
44 #include <asm/mach/time.h>
46 #include <asm/hardware/timer-sp.h>
48 #include <plat/clcd.h>
49 #include <plat/sched_clock.h>
54 /* Base address to the CP controller */
55 static void __iomem
*intcp_con_base
;
57 #define INTCP_PA_FLASH_BASE 0x24000000
59 #define INTCP_PA_CLCD_BASE 0xc0000000
61 #define INTCP_FLASHPROG 0x04
62 #define CINTEGRATOR_FLASHPROG_FLVPPEN (1 << 0)
63 #define CINTEGRATOR_FLASHPROG_FLWREN (1 << 1)
67 * f1000000 10000000 Core module registers
68 * f1100000 11000000 System controller registers
69 * f1200000 12000000 EBI registers
70 * f1300000 13000000 Counter/Timer
71 * f1400000 14000000 Interrupt controller
72 * f1600000 16000000 UART 0
73 * f1700000 17000000 UART 1
74 * f1a00000 1a000000 Debug LEDs
75 * fc900000 c9000000 GPIO
76 * fca00000 ca000000 SIC
77 * fcb00000 cb000000 CP system control
80 static struct map_desc intcp_io_desc
[] __initdata __maybe_unused
= {
82 .virtual = IO_ADDRESS(INTEGRATOR_HDR_BASE
),
83 .pfn
= __phys_to_pfn(INTEGRATOR_HDR_BASE
),
87 .virtual = IO_ADDRESS(INTEGRATOR_EBI_BASE
),
88 .pfn
= __phys_to_pfn(INTEGRATOR_EBI_BASE
),
92 .virtual = IO_ADDRESS(INTEGRATOR_CT_BASE
),
93 .pfn
= __phys_to_pfn(INTEGRATOR_CT_BASE
),
97 .virtual = IO_ADDRESS(INTEGRATOR_IC_BASE
),
98 .pfn
= __phys_to_pfn(INTEGRATOR_IC_BASE
),
102 .virtual = IO_ADDRESS(INTEGRATOR_UART0_BASE
),
103 .pfn
= __phys_to_pfn(INTEGRATOR_UART0_BASE
),
107 .virtual = IO_ADDRESS(INTEGRATOR_DBG_BASE
),
108 .pfn
= __phys_to_pfn(INTEGRATOR_DBG_BASE
),
112 .virtual = IO_ADDRESS(INTEGRATOR_CP_GPIO_BASE
),
113 .pfn
= __phys_to_pfn(INTEGRATOR_CP_GPIO_BASE
),
117 .virtual = IO_ADDRESS(INTEGRATOR_CP_SIC_BASE
),
118 .pfn
= __phys_to_pfn(INTEGRATOR_CP_SIC_BASE
),
124 static void __init
intcp_map_io(void)
126 iotable_init(intcp_io_desc
, ARRAY_SIZE(intcp_io_desc
));
132 static int intcp_flash_init(struct platform_device
*dev
)
136 val
= readl(intcp_con_base
+ INTCP_FLASHPROG
);
137 val
|= CINTEGRATOR_FLASHPROG_FLWREN
;
138 writel(val
, intcp_con_base
+ INTCP_FLASHPROG
);
143 static void intcp_flash_exit(struct platform_device
*dev
)
147 val
= readl(intcp_con_base
+ INTCP_FLASHPROG
);
148 val
&= ~(CINTEGRATOR_FLASHPROG_FLVPPEN
|CINTEGRATOR_FLASHPROG_FLWREN
);
149 writel(val
, intcp_con_base
+ INTCP_FLASHPROG
);
152 static void intcp_flash_set_vpp(struct platform_device
*pdev
, int on
)
156 val
= readl(intcp_con_base
+ INTCP_FLASHPROG
);
158 val
|= CINTEGRATOR_FLASHPROG_FLVPPEN
;
160 val
&= ~CINTEGRATOR_FLASHPROG_FLVPPEN
;
161 writel(val
, intcp_con_base
+ INTCP_FLASHPROG
);
164 static struct physmap_flash_data intcp_flash_data
= {
166 .init
= intcp_flash_init
,
167 .exit
= intcp_flash_exit
,
168 .set_vpp
= intcp_flash_set_vpp
,
172 * It seems that the card insertion interrupt remains active after
173 * we've acknowledged it. We therefore ignore the interrupt, and
174 * rely on reading it from the SIC. This also means that we must
175 * clear the latched interrupt.
177 static unsigned int mmc_status(struct device
*dev
)
179 unsigned int status
= readl(__io_address(0xca000000 + 4));
180 writel(8, intcp_con_base
+ 8);
185 static struct mmci_platform_data mmc_data
= {
186 .ocr_mask
= MMC_VDD_32_33
|MMC_VDD_33_34
,
187 .status
= mmc_status
,
196 * Ensure VGA is selected.
198 static void cp_clcd_enable(struct clcd_fb
*fb
)
200 struct fb_var_screeninfo
*var
= &fb
->fb
.var
;
201 u32 val
= CM_CTRL_STATIC1
| CM_CTRL_STATIC2
202 | CM_CTRL_LCDEN0
| CM_CTRL_LCDEN1
;
204 if (var
->bits_per_pixel
<= 8 ||
205 (var
->bits_per_pixel
== 16 && var
->green
.length
== 5))
206 /* Pseudocolor, RGB555, BGR555 */
207 val
|= CM_CTRL_LCDMUXSEL_VGA555_TFT555
;
208 else if (fb
->fb
.var
.bits_per_pixel
<= 16)
209 /* truecolor RGB565 */
210 val
|= CM_CTRL_LCDMUXSEL_VGA565_TFT555
;
212 val
= 0; /* no idea for this, don't trust the docs */
214 cm_control(CM_CTRL_LCDMUXSEL_MASK
|
220 CM_CTRL_n24BITEN
, val
);
223 static int cp_clcd_setup(struct clcd_fb
*fb
)
225 fb
->panel
= versatile_clcd_get_panel("VGA");
229 return versatile_clcd_setup_dma(fb
, SZ_1M
);
232 static struct clcd_board clcd_data
= {
233 .name
= "Integrator/CP",
234 .caps
= CLCD_CAP_5551
| CLCD_CAP_RGB565
| CLCD_CAP_888
,
235 .check
= clcdfb_check
,
236 .decode
= clcdfb_decode
,
237 .enable
= cp_clcd_enable
,
238 .setup
= cp_clcd_setup
,
239 .mmap
= versatile_clcd_mmap_dma
,
240 .remove
= versatile_clcd_remove_dma
,
243 #define REFCOUNTER (__io_address(INTEGRATOR_HDR_BASE) + 0x28)
245 static void __init
intcp_init_early(void)
247 #ifdef CONFIG_PLAT_VERSATILE_SCHED_CLOCK
248 versatile_sched_clock_init(REFCOUNTER
, 24000000);
252 static const struct of_device_id fpga_irq_of_match
[] __initconst
= {
253 { .compatible
= "arm,versatile-fpga-irq", .data
= fpga_irq_of_init
, },
257 static void __init
intcp_init_irq_of(void)
260 of_irq_init(fpga_irq_of_match
);
261 integrator_clk_init(true);
265 * For the Device Tree, add in the UART, MMC and CLCD specifics as AUXDATA
266 * and enforce the bus names since these are used for clock lookups.
268 static struct of_dev_auxdata intcp_auxdata_lookup
[] __initdata
= {
269 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_RTC_BASE
,
271 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_UART0_BASE
,
273 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_UART1_BASE
,
275 OF_DEV_AUXDATA("arm,primecell", KMI0_BASE
,
277 OF_DEV_AUXDATA("arm,primecell", KMI1_BASE
,
279 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_CP_MMC_BASE
,
281 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_CP_AACI_BASE
,
283 OF_DEV_AUXDATA("arm,primecell", INTCP_PA_CLCD_BASE
,
285 OF_DEV_AUXDATA("cfi-flash", INTCP_PA_FLASH_BASE
,
286 "physmap-flash", &intcp_flash_data
),
290 static const struct of_device_id intcp_syscon_match
[] = {
291 { .compatible
= "arm,integrator-cp-syscon"},
295 static void __init
intcp_init_of(void)
297 struct device_node
*root
;
298 struct device_node
*cpcon
;
299 struct device
*parent
;
300 struct soc_device
*soc_dev
;
301 struct soc_device_attribute
*soc_dev_attr
;
305 /* Here we create an SoC device for the root node */
306 root
= of_find_node_by_path("/");
310 cpcon
= of_find_matching_node(root
, intcp_syscon_match
);
314 intcp_con_base
= of_iomap(cpcon
, 0);
318 intcp_sc_id
= readl(intcp_con_base
);
320 soc_dev_attr
= kzalloc(sizeof(*soc_dev_attr
), GFP_KERNEL
);
324 err
= of_property_read_string(root
, "compatible",
325 &soc_dev_attr
->soc_id
);
328 err
= of_property_read_string(root
, "model", &soc_dev_attr
->machine
);
331 soc_dev_attr
->family
= "Integrator";
332 soc_dev_attr
->revision
= kasprintf(GFP_KERNEL
, "%c",
333 'A' + (intcp_sc_id
& 0x0f));
335 soc_dev
= soc_device_register(soc_dev_attr
);
336 if (IS_ERR(soc_dev
)) {
337 kfree(soc_dev_attr
->revision
);
342 parent
= soc_device_to_device(soc_dev
);
343 integrator_init_sysfs(parent
, intcp_sc_id
);
344 of_platform_populate(root
, of_default_bus_match_table
,
345 intcp_auxdata_lookup
, parent
);
348 static const char * intcp_dt_board_compat
[] = {
353 DT_MACHINE_START(INTEGRATOR_CP_DT
, "ARM Integrator/CP (Device Tree)")
354 .reserve
= integrator_reserve
,
355 .map_io
= intcp_map_io
,
356 .init_early
= intcp_init_early
,
357 .init_irq
= intcp_init_irq_of
,
358 .handle_irq
= fpga_handle_irq
,
359 .init_machine
= intcp_init_of
,
360 .restart
= integrator_restart
,
361 .dt_compat
= intcp_dt_board_compat
,