Merge branches 'acpi', 'idle', 'mrst-pmu' and 'pm-tools' into next
[deliverable/linux.git] / arch / arm / mach-prima2 / l2x0.c
1 /*
2 * l2 cache initialization for CSR SiRFprimaII
3 *
4 * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.
5 *
6 * Licensed under GPLv2 or later.
7 */
8
9 #include <linux/init.h>
10 #include <linux/kernel.h>
11 #include <linux/io.h>
12 #include <linux/errno.h>
13 #include <linux/of.h>
14 #include <linux/of_address.h>
15 #include <asm/hardware/cache-l2x0.h>
16 #include <mach/memory.h>
17
18 #define L2X0_ADDR_FILTERING_START 0xC00
19 #define L2X0_ADDR_FILTERING_END 0xC04
20
21 static struct of_device_id l2x_ids[] = {
22 { .compatible = "arm,pl310-cache" },
23 };
24
25 static int __init sirfsoc_of_l2x_init(void)
26 {
27 struct device_node *np;
28 void __iomem *sirfsoc_l2x_base;
29
30 np = of_find_matching_node(NULL, l2x_ids);
31 if (!np)
32 panic("unable to find compatible l2x node in dtb\n");
33
34 sirfsoc_l2x_base = of_iomap(np, 0);
35 if (!sirfsoc_l2x_base)
36 panic("unable to map l2x cpu registers\n");
37
38 of_node_put(np);
39
40 if (!(readl_relaxed(sirfsoc_l2x_base + L2X0_CTRL) & 1)) {
41 /*
42 * set the physical memory windows L2 cache will cover
43 */
44 writel_relaxed(PLAT_PHYS_OFFSET + 1024 * 1024 * 1024,
45 sirfsoc_l2x_base + L2X0_ADDR_FILTERING_END);
46 writel_relaxed(PLAT_PHYS_OFFSET | 0x1,
47 sirfsoc_l2x_base + L2X0_ADDR_FILTERING_START);
48
49 writel_relaxed(0,
50 sirfsoc_l2x_base + L2X0_TAG_LATENCY_CTRL);
51 writel_relaxed(0,
52 sirfsoc_l2x_base + L2X0_DATA_LATENCY_CTRL);
53 }
54 l2x0_init((void __iomem *)sirfsoc_l2x_base, 0x00040000,
55 0x00000000);
56
57 return 0;
58 }
59 early_initcall(sirfsoc_of_l2x_init);
This page took 0.03311 seconds and 6 git commands to generate.