projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ARM: shmobile: armadillo800eva: enable DMAEngine on USB
[deliverable/linux.git] / arch / arm / mach-shmobile / board-armadillo800eva.c
1 /*
2 * armadillo 800 eva board support
3 *
4 * Copyright (C) 2012 Renesas Solutions Corp.
5 * Copyright (C) 2012 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; version 2 of the License.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 *
20 */
21
22 #include <linux/clk.h>
23 #include <linux/delay.h>
24 #include <linux/err.h>
25 #include <linux/kernel.h>
26 #include <linux/input.h>
27 #include <linux/irq.h>
28 #include <linux/platform_device.h>
29 #include <linux/gpio.h>
30 #include <linux/gpio_keys.h>
31 #include <linux/sh_eth.h>
32 #include <linux/videodev2.h>
33 #include <linux/usb/renesas_usbhs.h>
34 #include <linux/mfd/tmio.h>
35 #include <linux/mmc/host.h>
36 #include <linux/mmc/sh_mmcif.h>
37 #include <linux/mmc/sh_mobile_sdhi.h>
38 #include <mach/common.h>
39 #include <mach/irqs.h>
40 #include <mach/r8a7740.h>
41 #include <media/mt9t112.h>
42 #include <media/sh_mobile_ceu.h>
43 #include <media/soc_camera.h>
44 #include <asm/page.h>
45 #include <asm/mach-types.h>
46 #include <asm/mach/arch.h>
47 #include <asm/mach/map.h>
48 #include <asm/mach/time.h>
49 #include <asm/hardware/cache-l2x0.h>
50 #include <video/sh_mobile_lcdc.h>
51 #include <video/sh_mobile_hdmi.h>
52 #include <sound/sh_fsi.h>
53 #include <sound/simple_card.h>
54
55 /*
56 * CON1 Camera Module
57 * CON2 Extension Bus
58 * CON3 HDMI Output
59 * CON4 Composite Video Output
60 * CON5 H-UDI JTAG
61 * CON6 ARM JTAG
62 * CON7 SD1
63 * CON8 SD2
64 * CON9 RTC BackUp
65 * CON10 Monaural Mic Input
66 * CON11 Stereo Headphone Output
67 * CON12 Audio Line Output(L)
68 * CON13 Audio Line Output(R)
69 * CON14 AWL13 Module
70 * CON15 Extension
71 * CON16 LCD1
72 * CON17 LCD2
73 * CON19 Power Input
74 * CON20 USB1
75 * CON21 USB2
76 * CON22 Serial
77 * CON23 LAN
78 * CON24 USB3
79 * LED1 Camera LED(Yellow)
80 * LED2 Power LED (Green)
81 * ED3-LED6 User LED(Yellow)
82 * LED7 LAN link LED(Green)
83 * LED8 LAN activity LED(Yellow)
84 */
85
86 /*
87 * DipSwitch
88 *
89 * SW1
90 *
91 * -12345678-+---------------+----------------------------
92 * 1 | boot | hermit
93 * 0 | boot | OS auto boot
94 * -12345678-+---------------+----------------------------
95 * 00 | boot device | eMMC
96 * 10 | boot device | SDHI0 (CON7)
97 * 01 | boot device | -
98 * 11 | boot device | Extension Buss (CS0)
99 * -12345678-+---------------+----------------------------
100 * 0 | Extension Bus | D8-D15 disable, eMMC enable
101 * 1 | Extension Bus | D8-D15 enable, eMMC disable
102 * -12345678-+---------------+----------------------------
103 * 0 | SDHI1 | COM8 disable, COM14 enable
104 * 1 | SDHI1 | COM8 enable, COM14 disable
105 * -12345678-+---------------+----------------------------
106 * 0 | USB0 | COM20 enable, COM24 disable
107 * 1 | USB0 | COM20 disable, COM24 enable
108 * -12345678-+---------------+----------------------------
109 * 00 | JTAG | SH-X2
110 * 10 | JTAG | ARM
111 * 01 | JTAG | -
112 * 11 | JTAG | Boundary Scan
113 *-----------+---------------+----------------------------
114 */
115
116 /*
117 * FSI-WM8978
118 *
119 * this command is required when playback.
120 *
121 * # amixer set "Headphone" 50
122 */
123
124 /*
125 * FIXME !!
126 *
127 * gpio_no_direction
128 *
129 * current gpio frame work doesn't have
130 * the method to control only pull up/down/free.
131 * this function should be replaced by correct gpio function
132 */
133 static void __init gpio_no_direction(u32 addr)
134 {
135 __raw_writeb(0x00, addr);
136 }
137
138 /*
139 * USB function
140 *
141 * When you use USB Function,
142 * set SW1.6 ON, and connect cable to CN24.
143 *
144 * USBF needs workaround on R8A7740 chip.
145 * These are a little bit complex.
146 * see
147 * usbhsf_power_ctrl()
148 *
149 * CAUTION
150 *
151 * It uses autonomy mode for USB hotplug at this point
152 * (= usbhs_private.platform_callback.get_vbus is NULL),
153 * since we don't know what's happen on PM control
154 * on this workaround.
155 */
156 #define USBCR1 0xe605810a
157 #define USBH 0xC6700000
158 #define USBH_USBCTR 0x10834
159
160 struct usbhsf_private {
161 struct clk *phy;
162 struct clk *usb24;
163 struct clk *pci;
164 struct clk *func;
165 struct clk *host;
166 void __iomem *usbh_base;
167 struct renesas_usbhs_platform_info info;
168 };
169
170 #define usbhsf_get_priv(pdev) \
171 container_of(renesas_usbhs_get_info(pdev), \
172 struct usbhsf_private, info)
173
174 static int usbhsf_get_id(struct platform_device *pdev)
175 {
176 return USBHS_GADGET;
177 }
178
179 static void usbhsf_power_ctrl(struct platform_device *pdev,
180 void __iomem *base, int enable)
181 {
182 struct usbhsf_private *priv = usbhsf_get_priv(pdev);
183
184 /*
185 * Work around for USB Function.
186 * It needs USB host clock, and settings
187 */
188 if (enable) {
189 /*
190 * enable all the related usb clocks
191 * for usb workaround
192 */
193 clk_enable(priv->usb24);
194 clk_enable(priv->pci);
195 clk_enable(priv->host);
196 clk_enable(priv->func);
197 clk_enable(priv->phy);
198
199 /*
200 * set USBCR1
201 *
202 * Port1 is driven by USB function,
203 * Port2 is driven by USB HOST
204 * One HOST (Port1 or Port2 is HOST)
205 * USB PLL input clock = 24MHz
206 */
207 __raw_writew(0xd750, USBCR1);
208 mdelay(1);
209
210 /*
211 * start USB Host
212 */
213 __raw_writel(0x0000000c, priv->usbh_base + USBH_USBCTR);
214 __raw_writel(0x00000008, priv->usbh_base + USBH_USBCTR);
215 mdelay(10);
216
217 /*
218 * USB PHY Power ON
219 */
220 __raw_writew(0xd770, USBCR1);
221 __raw_writew(0x4000, base + 0x102); /* USBF :: SUSPMODE */
222
223 } else {
224 __raw_writel(0x0000010f, priv->usbh_base + USBH_USBCTR);
225 __raw_writew(0xd7c0, USBCR1); /* GPIO */
226
227 clk_disable(priv->phy);
228 clk_disable(priv->func); /* usb work around */
229 clk_disable(priv->host); /* usb work around */
230 clk_disable(priv->pci); /* usb work around */
231 clk_disable(priv->usb24); /* usb work around */
232 }
233 }
234
235 static void usbhsf_hardware_exit(struct platform_device *pdev)
236 {
237 struct usbhsf_private *priv = usbhsf_get_priv(pdev);
238
239 if (!IS_ERR(priv->phy))
240 clk_put(priv->phy);
241 if (!IS_ERR(priv->usb24))
242 clk_put(priv->usb24);
243 if (!IS_ERR(priv->pci))
244 clk_put(priv->pci);
245 if (!IS_ERR(priv->host))
246 clk_put(priv->host);
247 if (!IS_ERR(priv->func))
248 clk_put(priv->func);
249 if (priv->usbh_base)
250 iounmap(priv->usbh_base);
251
252 priv->phy = NULL;
253 priv->usb24 = NULL;
254 priv->pci = NULL;
255 priv->host = NULL;
256 priv->func = NULL;
257 priv->usbh_base = NULL;
258 }
259
260 static int usbhsf_hardware_init(struct platform_device *pdev)
261 {
262 struct usbhsf_private *priv = usbhsf_get_priv(pdev);
263
264 priv->phy = clk_get(&pdev->dev, "phy");
265 priv->usb24 = clk_get(&pdev->dev, "usb24");
266 priv->pci = clk_get(&pdev->dev, "pci");
267 priv->func = clk_get(&pdev->dev, "func");
268 priv->host = clk_get(&pdev->dev, "host");
269 priv->usbh_base = ioremap_nocache(USBH, 0x20000);
270
271 if (IS_ERR(priv->phy) ||
272 IS_ERR(priv->usb24) ||
273 IS_ERR(priv->pci) ||
274 IS_ERR(priv->host) ||
275 IS_ERR(priv->func) ||
276 !priv->usbh_base) {
277 dev_err(&pdev->dev, "USB clock setting failed\n");
278 usbhsf_hardware_exit(pdev);
279 return -EIO;
280 }
281
282 /* usb24 use 1/1 of parent clock (= usb24s = 24MHz) */
283 clk_set_rate(priv->usb24,
284 clk_get_rate(clk_get_parent(priv->usb24)));
285
286 return 0;
287 }
288
289 static struct usbhsf_private usbhsf_private = {
290 .info = {
291 .platform_callback = {
292 .get_id = usbhsf_get_id,
293 .hardware_init = usbhsf_hardware_init,
294 .hardware_exit = usbhsf_hardware_exit,
295 .power_ctrl = usbhsf_power_ctrl,
296 },
297 .driver_param = {
298 .buswait_bwait = 5,
299 .detection_delay = 5,
300 .d0_rx_id = SHDMA_SLAVE_USBHS_RX,
301 .d1_tx_id = SHDMA_SLAVE_USBHS_TX,
302 },
303 }
304 };
305
306 static struct resource usbhsf_resources[] = {
307 {
308 .name = "USBHS",
309 .start = 0xe6890000,
310 .end = 0xe6890104 - 1,
311 .flags = IORESOURCE_MEM,
312 },
313 {
314 .start = evt2irq(0x0A20),
315 .flags = IORESOURCE_IRQ,
316 },
317 };
318
319 static struct platform_device usbhsf_device = {
320 .name = "renesas_usbhs",
321 .dev = {
322 .platform_data = &usbhsf_private.info,
323 },
324 .id = -1,
325 .num_resources = ARRAY_SIZE(usbhsf_resources),
326 .resource = usbhsf_resources,
327 };
328
329 /* Ether */
330 static struct sh_eth_plat_data sh_eth_platdata = {
331 .phy = 0x00, /* LAN8710A */
332 .edmac_endian = EDMAC_LITTLE_ENDIAN,
333 .register_type = SH_ETH_REG_GIGABIT,
334 .phy_interface = PHY_INTERFACE_MODE_MII,
335 };
336
337 static struct resource sh_eth_resources[] = {
338 {
339 .start = 0xe9a00000,
340 .end = 0xe9a00800 - 1,
341 .flags = IORESOURCE_MEM,
342 }, {
343 .start = 0xe9a01800,
344 .end = 0xe9a02000 - 1,
345 .flags = IORESOURCE_MEM,
346 }, {
347 .start = evt2irq(0x0500),
348 .flags = IORESOURCE_IRQ,
349 },
350 };
351
352 static struct platform_device sh_eth_device = {
353 .name = "sh-eth",
354 .id = -1,
355 .dev = {
356 .platform_data = &sh_eth_platdata,
357 },
358 .resource = sh_eth_resources,
359 .num_resources = ARRAY_SIZE(sh_eth_resources),
360 };
361
362 /* LCDC */
363 static struct fb_videomode lcdc0_mode = {
364 .name = "AMPIER/AM-800480",
365 .xres = 800,
366 .yres = 480,
367 .left_margin = 88,
368 .right_margin = 40,
369 .hsync_len = 128,
370 .upper_margin = 20,
371 .lower_margin = 5,
372 .vsync_len = 5,
373 .sync = 0,
374 };
375
376 static struct sh_mobile_lcdc_info lcdc0_info = {
377 .clock_source = LCDC_CLK_BUS,
378 .ch[0] = {
379 .chan = LCDC_CHAN_MAINLCD,
380 .fourcc = V4L2_PIX_FMT_RGB565,
381 .interface_type = RGB24,
382 .clock_divider = 5,
383 .flags = 0,
384 .lcd_modes = &lcdc0_mode,
385 .num_modes = 1,
386 .panel_cfg = {
387 .width = 111,
388 .height = 68,
389 },
390 },
391 };
392
393 static struct resource lcdc0_resources[] = {
394 [0] = {
395 .name = "LCD0",
396 .start = 0xfe940000,
397 .end = 0xfe943fff,
398 .flags = IORESOURCE_MEM,
399 },
400 [1] = {
401 .start = intcs_evt2irq(0x580),
402 .flags = IORESOURCE_IRQ,
403 },
404 };
405
406 static struct platform_device lcdc0_device = {
407 .name = "sh_mobile_lcdc_fb",
408 .num_resources = ARRAY_SIZE(lcdc0_resources),
409 .resource = lcdc0_resources,
410 .id = 0,
411 .dev = {
412 .platform_data = &lcdc0_info,
413 .coherent_dma_mask = ~0,
414 },
415 };
416
417 /*
418 * LCDC1/HDMI
419 */
420 static struct sh_mobile_hdmi_info hdmi_info = {
421 .flags = HDMI_OUTPUT_PUSH_PULL |
422 HDMI_OUTPUT_POLARITY_HI |
423 HDMI_32BIT_REG |
424 HDMI_HAS_HTOP1 |
425 HDMI_SND_SRC_SPDIF,
426 };
427
428 static struct resource hdmi_resources[] = {
429 [0] = {
430 .name = "HDMI",
431 .start = 0xe6be0000,
432 .end = 0xe6be03ff,
433 .flags = IORESOURCE_MEM,
434 },
435 [1] = {
436 .start = evt2irq(0x1700),
437 .flags = IORESOURCE_IRQ,
438 },
439 [2] = {
440 .name = "HDMI emma3pf",
441 .start = 0xe6be4000,
442 .end = 0xe6be43ff,
443 .flags = IORESOURCE_MEM,
444 },
445 };
446
447 static struct platform_device hdmi_device = {
448 .name = "sh-mobile-hdmi",
449 .num_resources = ARRAY_SIZE(hdmi_resources),
450 .resource = hdmi_resources,
451 .id = -1,
452 .dev = {
453 .platform_data = &hdmi_info,
454 },
455 };
456
457 static const struct fb_videomode lcdc1_mode = {
458 .name = "HDMI 720p",
459 .xres = 1280,
460 .yres = 720,
461 .pixclock = 13468,
462 .left_margin = 220,
463 .right_margin = 110,
464 .hsync_len = 40,
465 .upper_margin = 20,
466 .lower_margin = 5,
467 .vsync_len = 5,
468 .refresh = 60,
469 .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_HOR_HIGH_ACT,
470 };
471
472 static struct sh_mobile_lcdc_info hdmi_lcdc_info = {
473 .clock_source = LCDC_CLK_PERIPHERAL, /* HDMI clock */
474 .ch[0] = {
475 .chan = LCDC_CHAN_MAINLCD,
476 .fourcc = V4L2_PIX_FMT_RGB565,
477 .interface_type = RGB24,
478 .clock_divider = 1,
479 .flags = LCDC_FLAGS_DWPOL,
480 .lcd_modes = &lcdc1_mode,
481 .num_modes = 1,
482 .tx_dev = &hdmi_device,
483 .panel_cfg = {
484 .width = 1280,
485 .height = 720,
486 },
487 },
488 };
489
490 static struct resource hdmi_lcdc_resources[] = {
491 [0] = {
492 .name = "LCDC1",
493 .start = 0xfe944000,
494 .end = 0xfe948000 - 1,
495 .flags = IORESOURCE_MEM,
496 },
497 [1] = {
498 .start = intcs_evt2irq(0x1780),
499 .flags = IORESOURCE_IRQ,
500 },
501 };
502
503 static struct platform_device hdmi_lcdc_device = {
504 .name = "sh_mobile_lcdc_fb",
505 .num_resources = ARRAY_SIZE(hdmi_lcdc_resources),
506 .resource = hdmi_lcdc_resources,
507 .id = 1,
508 .dev = {
509 .platform_data = &hdmi_lcdc_info,
510 .coherent_dma_mask = ~0,
511 },
512 };
513
514 /* GPIO KEY */
515 #define GPIO_KEY(c, g, d) { .code = c, .gpio = g, .desc = d, .active_low = 1 }
516
517 static struct gpio_keys_button gpio_buttons[] = {
518 GPIO_KEY(KEY_POWER, GPIO_PORT99, "SW1"),
519 GPIO_KEY(KEY_BACK, GPIO_PORT100, "SW2"),
520 GPIO_KEY(KEY_MENU, GPIO_PORT97, "SW3"),
521 GPIO_KEY(KEY_HOME, GPIO_PORT98, "SW4"),
522 };
523
524 static struct gpio_keys_platform_data gpio_key_info = {
525 .buttons = gpio_buttons,
526 .nbuttons = ARRAY_SIZE(gpio_buttons),
527 };
528
529 static struct platform_device gpio_keys_device = {
530 .name = "gpio-keys",
531 .id = -1,
532 .dev = {
533 .platform_data = &gpio_key_info,
534 },
535 };
536
537 /* SDHI0 */
538 /*
539 * FIXME
540 *
541 * It use polling mode here, since
542 * CD (= Card Detect) pin is not connected to SDHI0_CD.
543 * We can use IRQ31 as card detect irq,
544 * but it needs chattering removal operation
545 */
546 #define IRQ31 evt2irq(0x33E0)
547 static struct sh_mobile_sdhi_info sdhi0_info = {
548 .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
549 .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
550 .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ |\
551 MMC_CAP_NEEDS_POLL,
552 .tmio_ocr_mask = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
553 .tmio_flags = TMIO_MMC_HAS_IDLE_WAIT,
554 };
555
556 static struct resource sdhi0_resources[] = {
557 {
558 .name = "SDHI0",
559 .start = 0xe6850000,
560 .end = 0xe6850100 - 1,
561 .flags = IORESOURCE_MEM,
562 },
563 /*
564 * no SH_MOBILE_SDHI_IRQ_CARD_DETECT here
565 */
566 {
567 .name = SH_MOBILE_SDHI_IRQ_SDCARD,
568 .start = evt2irq(0x0E20),
569 .flags = IORESOURCE_IRQ,
570 },
571 {
572 .name = SH_MOBILE_SDHI_IRQ_SDIO,
573 .start = evt2irq(0x0E40),
574 .flags = IORESOURCE_IRQ,
575 },
576 };
577
578 static struct platform_device sdhi0_device = {
579 .name = "sh_mobile_sdhi",
580 .id = 0,
581 .dev = {
582 .platform_data = &sdhi0_info,
583 },
584 .num_resources = ARRAY_SIZE(sdhi0_resources),
585 .resource = sdhi0_resources,
586 };
587
588 /* SDHI1 */
589 static struct sh_mobile_sdhi_info sdhi1_info = {
590 .dma_slave_tx = SHDMA_SLAVE_SDHI1_TX,
591 .dma_slave_rx = SHDMA_SLAVE_SDHI1_RX,
592 .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ,
593 .tmio_ocr_mask = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
594 .tmio_flags = TMIO_MMC_HAS_IDLE_WAIT,
595 };
596
597 static struct resource sdhi1_resources[] = {
598 [0] = {
599 .name = "SDHI1",
600 .start = 0xe6860000,
601 .end = 0xe6860100 - 1,
602 .flags = IORESOURCE_MEM,
603 },
604 [1] = {
605 .start = evt2irq(0x0E80),
606 .flags = IORESOURCE_IRQ,
607 },
608 [2] = {
609 .start = evt2irq(0x0EA0),
610 .flags = IORESOURCE_IRQ,
611 },
612 [3] = {
613 .start = evt2irq(0x0EC0),
614 .flags = IORESOURCE_IRQ,
615 },
616 };
617
618 static struct platform_device sdhi1_device = {
619 .name = "sh_mobile_sdhi",
620 .id = 1,
621 .dev = {
622 .platform_data = &sdhi1_info,
623 },
624 .num_resources = ARRAY_SIZE(sdhi1_resources),
625 .resource = sdhi1_resources,
626 };
627
628 /* MMCIF */
629 static struct sh_mmcif_plat_data sh_mmcif_plat = {
630 .sup_pclk = 0,
631 .ocr = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
632 .caps = MMC_CAP_4_BIT_DATA |
633 MMC_CAP_8_BIT_DATA |
634 MMC_CAP_NONREMOVABLE,
635 };
636
637 static struct resource sh_mmcif_resources[] = {
638 [0] = {
639 .name = "MMCIF",
640 .start = 0xe6bd0000,
641 .end = 0xe6bd0100 - 1,
642 .flags = IORESOURCE_MEM,
643 },
644 [1] = {
645 /* MMC ERR */
646 .start = evt2irq(0x1AC0),
647 .flags = IORESOURCE_IRQ,
648 },
649 [2] = {
650 /* MMC NOR */
651 .start = evt2irq(0x1AE0),
652 .flags = IORESOURCE_IRQ,
653 },
654 };
655
656 static struct platform_device sh_mmcif_device = {
657 .name = "sh_mmcif",
658 .id = -1,
659 .dev = {
660 .platform_data = &sh_mmcif_plat,
661 },
662 .num_resources = ARRAY_SIZE(sh_mmcif_resources),
663 .resource = sh_mmcif_resources,
664 };
665
666 /* Camera */
667 static int mt9t111_power(struct device *dev, int mode)
668 {
669 struct clk *mclk = clk_get(NULL, "video1");
670
671 if (IS_ERR(mclk)) {
672 dev_err(dev, "can't get video1 clock\n");
673 return -EINVAL;
674 }
675
676 if (mode) {
677 /* video1 (= CON1 camera) expect 24MHz */
678 clk_set_rate(mclk, clk_round_rate(mclk, 24000000));
679 clk_enable(mclk);
680 gpio_direction_output(GPIO_PORT158, 1);
681 } else {
682 gpio_direction_output(GPIO_PORT158, 0);
683 clk_disable(mclk);
684 }
685
686 clk_put(mclk);
687
688 return 0;
689 }
690
691 static struct i2c_board_info i2c_camera_mt9t111 = {
692 I2C_BOARD_INFO("mt9t112", 0x3d),
693 };
694
695 static struct mt9t112_camera_info mt9t111_info = {
696 .divider = { 16, 0, 0, 7, 0, 10, 14, 7, 7 },
697 };
698
699 static struct soc_camera_link mt9t111_link = {
700 .i2c_adapter_id = 0,
701 .bus_id = 0,
702 .board_info = &i2c_camera_mt9t111,
703 .power = mt9t111_power,
704 .priv = &mt9t111_info,
705 };
706
707 static struct platform_device camera_device = {
708 .name = "soc-camera-pdrv",
709 .id = 0,
710 .dev = {
711 .platform_data = &mt9t111_link,
712 },
713 };
714
715 /* CEU0 */
716 static struct sh_mobile_ceu_info sh_mobile_ceu0_info = {
717 .flags = SH_CEU_FLAG_LOWER_8BIT,
718 };
719
720 static struct resource ceu0_resources[] = {
721 [0] = {
722 .name = "CEU",
723 .start = 0xfe910000,
724 .end = 0xfe91009f,
725 .flags = IORESOURCE_MEM,
726 },
727 [1] = {
728 .start = intcs_evt2irq(0x0500),
729 .flags = IORESOURCE_IRQ,
730 },
731 [2] = {
732 /* place holder for contiguous memory */
733 },
734 };
735
736 static struct platform_device ceu0_device = {
737 .name = "sh_mobile_ceu",
738 .id = 0,
739 .num_resources = ARRAY_SIZE(ceu0_resources),
740 .resource = ceu0_resources,
741 .dev = {
742 .platform_data = &sh_mobile_ceu0_info,
743 .coherent_dma_mask = 0xffffffff,
744 },
745 };
746
747 /* FSI */
748 static int fsi_hdmi_set_rate(struct device *dev, int rate, int enable)
749 {
750 struct clk *fsib;
751 int ret;
752
753 /* it support 48KHz only */
754 if (48000 != rate)
755 return -EINVAL;
756
757 fsib = clk_get(dev, "ickb");
758 if (IS_ERR(fsib))
759 return -EINVAL;
760
761 if (enable) {
762 ret = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
763 clk_enable(fsib);
764 } else {
765 ret = 0;
766 clk_disable(fsib);
767 }
768
769 clk_put(fsib);
770
771 return ret;
772 }
773
774 static struct sh_fsi_platform_info fsi_info = {
775 /* FSI-WM8978 */
776 .port_a = {
777 .tx_id = SHDMA_SLAVE_FSIA_TX,
778 },
779 /* FSI-HDMI */
780 .port_b = {
781 .flags = SH_FSI_FMT_SPDIF |
782 SH_FSI_ENABLE_STREAM_MODE,
783 .set_rate = fsi_hdmi_set_rate,
784 .tx_id = SHDMA_SLAVE_FSIB_TX,
785 }
786 };
787
788 static struct resource fsi_resources[] = {
789 [0] = {
790 .name = "FSI",
791 .start = 0xfe1f0000,
792 .end = 0xfe1f8400 - 1,
793 .flags = IORESOURCE_MEM,
794 },
795 [1] = {
796 .start = evt2irq(0x1840),
797 .flags = IORESOURCE_IRQ,
798 },
799 };
800
801 static struct platform_device fsi_device = {
802 .name = "sh_fsi2",
803 .id = -1,
804 .num_resources = ARRAY_SIZE(fsi_resources),
805 .resource = fsi_resources,
806 .dev = {
807 .platform_data = &fsi_info,
808 },
809 };
810
811 /* FSI-WM8978 */
812 static struct asoc_simple_dai_init_info fsi_wm8978_init_info = {
813 .fmt = SND_SOC_DAIFMT_I2S,
814 .codec_daifmt = SND_SOC_DAIFMT_CBM_CFM | SND_SOC_DAIFMT_NB_NF,
815 .cpu_daifmt = SND_SOC_DAIFMT_CBS_CFS,
816 .sysclk = 12288000,
817 };
818
819 static struct asoc_simple_card_info fsi_wm8978_info = {
820 .name = "wm8978",
821 .card = "FSI2A-WM8978",
822 .cpu_dai = "fsia-dai",
823 .codec = "wm8978.0-001a",
824 .platform = "sh_fsi2",
825 .codec_dai = "wm8978-hifi",
826 .init = &fsi_wm8978_init_info,
827 };
828
829 static struct platform_device fsi_wm8978_device = {
830 .name = "asoc-simple-card",
831 .id = 0,
832 .dev = {
833 .platform_data = &fsi_wm8978_info,
834 },
835 };
836
837 /* FSI-HDMI */
838 static struct asoc_simple_dai_init_info fsi2_hdmi_init_info = {
839 .cpu_daifmt = SND_SOC_DAIFMT_CBM_CFM,
840 };
841
842 static struct asoc_simple_card_info fsi2_hdmi_info = {
843 .name = "HDMI",
844 .card = "FSI2B-HDMI",
845 .cpu_dai = "fsib-dai",
846 .codec = "sh-mobile-hdmi",
847 .platform = "sh_fsi2",
848 .codec_dai = "sh_mobile_hdmi-hifi",
849 .init = &fsi2_hdmi_init_info,
850 };
851
852 static struct platform_device fsi_hdmi_device = {
853 .name = "asoc-simple-card",
854 .id = 1,
855 .dev = {
856 .platform_data = &fsi2_hdmi_info,
857 },
858 };
859
860 /* I2C */
861 static struct i2c_board_info i2c0_devices[] = {
862 {
863 I2C_BOARD_INFO("st1232-ts", 0x55),
864 .irq = evt2irq(0x0340),
865 },
866 {
867 I2C_BOARD_INFO("wm8978", 0x1a),
868 },
869 };
870
871 /*
872 * board devices
873 */
874 static struct platform_device *eva_devices[] __initdata = {
875 &lcdc0_device,
876 &gpio_keys_device,
877 &sh_eth_device,
878 &sdhi0_device,
879 &sh_mmcif_device,
880 &hdmi_device,
881 &hdmi_lcdc_device,
882 &camera_device,
883 &ceu0_device,
884 &fsi_device,
885 &fsi_hdmi_device,
886 &fsi_wm8978_device,
887 };
888
889 static void __init eva_clock_init(void)
890 {
891 struct clk *system = clk_get(NULL, "system_clk");
892 struct clk *xtal1 = clk_get(NULL, "extal1");
893 struct clk *usb24s = clk_get(NULL, "usb24s");
894 struct clk *fsibck = clk_get(NULL, "fsibck");
895 struct clk *fsib = clk_get(&fsi_device.dev, "ickb");
896
897 if (IS_ERR(system) ||
898 IS_ERR(xtal1) ||
899 IS_ERR(usb24s) ||
900 IS_ERR(fsibck) ||
901 IS_ERR(fsib)) {
902 pr_err("armadillo800eva board clock init failed\n");
903 goto clock_error;
904 }
905
906 /* armadillo 800 eva extal1 is 24MHz */
907 clk_set_rate(xtal1, 24000000);
908
909 /* usb24s use extal1 (= system) clock (= 24MHz) */
910 clk_set_parent(usb24s, system);
911
912 /* FSIBCK is 12.288MHz, and it is parent of FSI-B */
913 clk_set_parent(fsib, fsibck);
914 clk_set_rate(fsibck, 12288000);
915 clk_set_rate(fsib, 12288000);
916
917 clock_error:
918 if (!IS_ERR(system))
919 clk_put(system);
920 if (!IS_ERR(xtal1))
921 clk_put(xtal1);
922 if (!IS_ERR(usb24s))
923 clk_put(usb24s);
924 if (!IS_ERR(fsibck))
925 clk_put(fsibck);
926 if (!IS_ERR(fsib))
927 clk_put(fsib);
928 }
929
930 /*
931 * board init
932 */
933 #define GPIO_PORT7CR 0xe6050007
934 #define GPIO_PORT8CR 0xe6050008
935 static void __init eva_init(void)
936 {
937 r8a7740_pinmux_init();
938 r8a7740_meram_workaround();
939
940 /* SCIFA1 */
941 gpio_request(GPIO_FN_SCIFA1_RXD, NULL);
942 gpio_request(GPIO_FN_SCIFA1_TXD, NULL);
943
944 /* LCDC0 */
945 gpio_request(GPIO_FN_LCDC0_SELECT, NULL);
946 gpio_request(GPIO_FN_LCD0_D0, NULL);
947 gpio_request(GPIO_FN_LCD0_D1, NULL);
948 gpio_request(GPIO_FN_LCD0_D2, NULL);
949 gpio_request(GPIO_FN_LCD0_D3, NULL);
950 gpio_request(GPIO_FN_LCD0_D4, NULL);
951 gpio_request(GPIO_FN_LCD0_D5, NULL);
952 gpio_request(GPIO_FN_LCD0_D6, NULL);
953 gpio_request(GPIO_FN_LCD0_D7, NULL);
954 gpio_request(GPIO_FN_LCD0_D8, NULL);
955 gpio_request(GPIO_FN_LCD0_D9, NULL);
956 gpio_request(GPIO_FN_LCD0_D10, NULL);
957 gpio_request(GPIO_FN_LCD0_D11, NULL);
958 gpio_request(GPIO_FN_LCD0_D12, NULL);
959 gpio_request(GPIO_FN_LCD0_D13, NULL);
960 gpio_request(GPIO_FN_LCD0_D14, NULL);
961 gpio_request(GPIO_FN_LCD0_D15, NULL);
962 gpio_request(GPIO_FN_LCD0_D16, NULL);
963 gpio_request(GPIO_FN_LCD0_D17, NULL);
964 gpio_request(GPIO_FN_LCD0_D18_PORT40, NULL);
965 gpio_request(GPIO_FN_LCD0_D19_PORT4, NULL);
966 gpio_request(GPIO_FN_LCD0_D20_PORT3, NULL);
967 gpio_request(GPIO_FN_LCD0_D21_PORT2, NULL);
968 gpio_request(GPIO_FN_LCD0_D22_PORT0, NULL);
969 gpio_request(GPIO_FN_LCD0_D23_PORT1, NULL);
970 gpio_request(GPIO_FN_LCD0_DCK, NULL);
971 gpio_request(GPIO_FN_LCD0_VSYN, NULL);
972 gpio_request(GPIO_FN_LCD0_HSYN, NULL);
973 gpio_request(GPIO_FN_LCD0_DISP, NULL);
974 gpio_request(GPIO_FN_LCD0_LCLK_PORT165, NULL);
975
976 gpio_request(GPIO_PORT61, NULL); /* LCDDON */
977 gpio_direction_output(GPIO_PORT61, 1);
978
979 gpio_request(GPIO_PORT202, NULL); /* LCD0_LED_CONT */
980 gpio_direction_output(GPIO_PORT202, 0);
981
982 /* Touchscreen */
983 gpio_request(GPIO_FN_IRQ10, NULL); /* TP_INT */
984 gpio_request(GPIO_PORT166, NULL); /* TP_RST_B */
985 gpio_direction_output(GPIO_PORT166, 1);
986
987 /* GETHER */
988 gpio_request(GPIO_FN_ET_CRS, NULL);
989 gpio_request(GPIO_FN_ET_MDC, NULL);
990 gpio_request(GPIO_FN_ET_MDIO, NULL);
991 gpio_request(GPIO_FN_ET_TX_ER, NULL);
992 gpio_request(GPIO_FN_ET_RX_ER, NULL);
993 gpio_request(GPIO_FN_ET_ERXD0, NULL);
994 gpio_request(GPIO_FN_ET_ERXD1, NULL);
995 gpio_request(GPIO_FN_ET_ERXD2, NULL);
996 gpio_request(GPIO_FN_ET_ERXD3, NULL);
997 gpio_request(GPIO_FN_ET_TX_CLK, NULL);
998 gpio_request(GPIO_FN_ET_TX_EN, NULL);
999 gpio_request(GPIO_FN_ET_ETXD0, NULL);
1000 gpio_request(GPIO_FN_ET_ETXD1, NULL);
1001 gpio_request(GPIO_FN_ET_ETXD2, NULL);
1002 gpio_request(GPIO_FN_ET_ETXD3, NULL);
1003 gpio_request(GPIO_FN_ET_PHY_INT, NULL);
1004 gpio_request(GPIO_FN_ET_COL, NULL);
1005 gpio_request(GPIO_FN_ET_RX_DV, NULL);
1006 gpio_request(GPIO_FN_ET_RX_CLK, NULL);
1007
1008 gpio_request(GPIO_PORT18, NULL); /* PHY_RST */
1009 gpio_direction_output(GPIO_PORT18, 1);
1010
1011 /* USB */
1012 gpio_request(GPIO_PORT159, NULL); /* USB_DEVICE_MODE */
1013 gpio_direction_input(GPIO_PORT159);
1014
1015 if (gpio_get_value(GPIO_PORT159)) {
1016 /* USB Host */
1017 } else {
1018 /* USB Func */
1019 gpio_request(GPIO_FN_VBUS, NULL);
1020 platform_device_register(&usbhsf_device);
1021 }
1022
1023 /* SDHI0 */
1024 gpio_request(GPIO_FN_SDHI0_CMD, NULL);
1025 gpio_request(GPIO_FN_SDHI0_CLK, NULL);
1026 gpio_request(GPIO_FN_SDHI0_D0, NULL);
1027 gpio_request(GPIO_FN_SDHI0_D1, NULL);
1028 gpio_request(GPIO_FN_SDHI0_D2, NULL);
1029 gpio_request(GPIO_FN_SDHI0_D3, NULL);
1030 gpio_request(GPIO_FN_SDHI0_WP, NULL);
1031
1032 gpio_request(GPIO_PORT17, NULL); /* SDHI0_18/33_B */
1033 gpio_request(GPIO_PORT74, NULL); /* SDHI0_PON */
1034 gpio_request(GPIO_PORT75, NULL); /* SDSLOT1_PON */
1035 gpio_direction_output(GPIO_PORT17, 0);
1036 gpio_direction_output(GPIO_PORT74, 1);
1037 gpio_direction_output(GPIO_PORT75, 1);
1038
1039 /* we can use GPIO_FN_IRQ31_PORT167 here for SDHI0 CD irq */
1040
1041 /*
1042 * MMCIF
1043 *
1044 * Here doesn't care SW1.4 status,
1045 * since CON2 is not mounted.
1046 */
1047 gpio_request(GPIO_FN_MMC1_CLK_PORT103, NULL);
1048 gpio_request(GPIO_FN_MMC1_CMD_PORT104, NULL);
1049 gpio_request(GPIO_FN_MMC1_D0_PORT149, NULL);
1050 gpio_request(GPIO_FN_MMC1_D1_PORT148, NULL);
1051 gpio_request(GPIO_FN_MMC1_D2_PORT147, NULL);
1052 gpio_request(GPIO_FN_MMC1_D3_PORT146, NULL);
1053 gpio_request(GPIO_FN_MMC1_D4_PORT145, NULL);
1054 gpio_request(GPIO_FN_MMC1_D5_PORT144, NULL);
1055 gpio_request(GPIO_FN_MMC1_D6_PORT143, NULL);
1056 gpio_request(GPIO_FN_MMC1_D7_PORT142, NULL);
1057
1058 /* CEU0 */
1059 gpio_request(GPIO_FN_VIO0_D7, NULL);
1060 gpio_request(GPIO_FN_VIO0_D6, NULL);
1061 gpio_request(GPIO_FN_VIO0_D5, NULL);
1062 gpio_request(GPIO_FN_VIO0_D4, NULL);
1063 gpio_request(GPIO_FN_VIO0_D3, NULL);
1064 gpio_request(GPIO_FN_VIO0_D2, NULL);
1065 gpio_request(GPIO_FN_VIO0_D1, NULL);
1066 gpio_request(GPIO_FN_VIO0_D0, NULL);
1067 gpio_request(GPIO_FN_VIO0_CLK, NULL);
1068 gpio_request(GPIO_FN_VIO0_HD, NULL);
1069 gpio_request(GPIO_FN_VIO0_VD, NULL);
1070 gpio_request(GPIO_FN_VIO0_FIELD, NULL);
1071 gpio_request(GPIO_FN_VIO_CKO, NULL);
1072
1073 /* CON1/CON15 Camera */
1074 gpio_request(GPIO_PORT173, NULL); /* STANDBY */
1075 gpio_request(GPIO_PORT172, NULL); /* RST */
1076 gpio_request(GPIO_PORT158, NULL); /* CAM_PON */
1077 gpio_direction_output(GPIO_PORT173, 0);
1078 gpio_direction_output(GPIO_PORT172, 1);
1079 gpio_direction_output(GPIO_PORT158, 0); /* see mt9t111_power() */
1080
1081 /* FSI-WM8978 */
1082 gpio_request(GPIO_FN_FSIAIBT, NULL);
1083 gpio_request(GPIO_FN_FSIAILR, NULL);
1084 gpio_request(GPIO_FN_FSIAOMC, NULL);
1085 gpio_request(GPIO_FN_FSIAOSLD, NULL);
1086 gpio_request(GPIO_FN_FSIAISLD_PORT5, NULL);
1087
1088 gpio_request(GPIO_PORT7, NULL);
1089 gpio_request(GPIO_PORT8, NULL);
1090 gpio_no_direction(GPIO_PORT7CR); /* FSIAOBT needs no direction */
1091 gpio_no_direction(GPIO_PORT8CR); /* FSIAOLR needs no direction */
1092
1093 /* FSI-HDMI */
1094 gpio_request(GPIO_FN_FSIBCK, NULL);
1095
1096 /* HDMI */
1097 gpio_request(GPIO_FN_HDMI_HPD, NULL);
1098 gpio_request(GPIO_FN_HDMI_CEC, NULL);
1099
1100 /*
1101 * CAUTION
1102 *
1103 * DBGMD/LCDC0/FSIA MUX
1104 * DBGMD_SELECT_B should be set after setting PFC Function.
1105 */
1106 gpio_request(GPIO_PORT176, NULL);
1107 gpio_direction_output(GPIO_PORT176, 1);
1108
1109 /*
1110 * We can switch CON8/CON14 by SW1.5,
1111 * but it needs after DBGMD_SELECT_B
1112 */
1113 gpio_request(GPIO_PORT6, NULL);
1114 gpio_direction_input(GPIO_PORT6);
1115 if (gpio_get_value(GPIO_PORT6)) {
1116 /* CON14 enable */
1117 } else {
1118 /* CON8 (SDHI1) enable */
1119 gpio_request(GPIO_FN_SDHI1_CLK, NULL);
1120 gpio_request(GPIO_FN_SDHI1_CMD, NULL);
1121 gpio_request(GPIO_FN_SDHI1_D0, NULL);
1122 gpio_request(GPIO_FN_SDHI1_D1, NULL);
1123 gpio_request(GPIO_FN_SDHI1_D2, NULL);
1124 gpio_request(GPIO_FN_SDHI1_D3, NULL);
1125 gpio_request(GPIO_FN_SDHI1_CD, NULL);
1126 gpio_request(GPIO_FN_SDHI1_WP, NULL);
1127
1128 gpio_request(GPIO_PORT16, NULL); /* SDSLOT2_PON */
1129 gpio_direction_output(GPIO_PORT16, 1);
1130
1131 platform_device_register(&sdhi1_device);
1132 }
1133
1134
1135 #ifdef CONFIG_CACHE_L2X0
1136 /* Early BRESP enable, Shared attribute override enable, 32K*8way */
1137 l2x0_init(__io(0xf0002000), 0x40440000, 0x82000fff);
1138 #endif
1139
1140 i2c_register_board_info(0, i2c0_devices, ARRAY_SIZE(i2c0_devices));
1141
1142 r8a7740_add_standard_devices();
1143
1144 platform_add_devices(eva_devices,
1145 ARRAY_SIZE(eva_devices));
1146
1147 eva_clock_init();
1148 }
1149
1150 static void __init eva_earlytimer_init(void)
1151 {
1152 r8a7740_clock_init(MD_CK0 | MD_CK2);
1153 shmobile_earlytimer_init();
1154 }
1155
1156 static void __init eva_add_early_devices(void)
1157 {
1158 r8a7740_add_early_devices();
1159
1160 /* override timer setup with board-specific code */
1161 shmobile_timer.init = eva_earlytimer_init;
1162 }
1163
1164 static const char *eva_boards_compat_dt[] __initdata = {
1165 "renesas,armadillo800eva",
1166 NULL,
1167 };
1168
1169 DT_MACHINE_START(ARMADILLO800EVA_DT, "armadillo800eva")
1170 .map_io = r8a7740_map_io,
1171 .init_early = eva_add_early_devices,
1172 .init_irq = r8a7740_init_irq,
1173 .handle_irq = shmobile_handle_irq_intc,
1174 .init_machine = eva_init,
1175 .timer = &shmobile_timer,
1176 .dt_compat = eva_boards_compat_dt,
1177 MACHINE_END
Linux kernel - Deliverables
This page took 0.09606 seconds and 5 git commands to generate.