6debae2c798db2fcb8279ebfa0e981698ba4b5ea
[deliverable/linux.git] / arch / arm / plat-mxc / Kconfig
1 if ARCH_MXC
2
3 menu "Freescale MXC Implementations"
4
5 choice
6 prompt "Freescale CPU family:"
7 default ARCH_MX3
8
9 config ARCH_MX1
10 bool "MX1-based"
11 select CPU_ARM920T
12 select IMX_HAVE_IOMUX_V1
13 help
14 This enables support for systems based on the Freescale i.MX1 family
15
16 config ARCH_MX2
17 bool "MX2-based"
18 select CPU_ARM926T
19 select IMX_HAVE_IOMUX_V1
20 help
21 This enables support for systems based on the Freescale i.MX2 family
22
23 config ARCH_MX25
24 bool "MX25-based"
25 select CPU_ARM926T
26 help
27 This enables support for systems based on the Freescale i.MX25 family
28
29 config ARCH_MX3
30 bool "MX3-based"
31 select CPU_V6
32 help
33 This enables support for systems based on the Freescale i.MX3 family
34
35 config ARCH_MXC91231
36 bool "MXC91231-based"
37 select CPU_V6
38 help
39 This enables support for systems based on the Freescale MXC91231 family
40
41 endchoice
42
43 source "arch/arm/mach-mx1/Kconfig"
44 source "arch/arm/mach-mx2/Kconfig"
45 source "arch/arm/mach-mx3/Kconfig"
46 source "arch/arm/mach-mx25/Kconfig"
47 source "arch/arm/mach-mxc91231/Kconfig"
48
49 endmenu
50
51 config MXC_IRQ_PRIOR
52 bool "Use IRQ priority"
53 help
54 Select this if you want to use prioritized IRQ handling.
55 This feature prevents higher priority ISR to be interrupted
56 by lower priority IRQ even IRQF_DISABLED flag is not set.
57 This may be useful in embedded applications, where are strong
58 requirements for timing.
59 Say N here, unless you have a specialized requirement.
60
61 config MXC_PWM
62 tristate "Enable PWM driver"
63 select HAVE_PWM
64 help
65 Enable support for the i.MX PWM controller(s).
66
67 config MXC_ULPI
68 bool
69
70 config ARCH_HAS_RNGA
71 bool
72
73 config IMX_HAVE_IOMUX_V1
74 bool
75
76 config ARCH_MXC_IOMUX_V3
77 bool
78
79 config ARCH_MXC_AUDMUX_V1
80 bool
81
82 config ARCH_MXC_AUDMUX_V2
83 bool
84
85 endif
This page took 0.035427 seconds and 5 git commands to generate.