arch/powerpc/boot/dts/gef_sbc310.dts

   1 /*
   2  * GE Fanuc SBC310 Device Tree Source
   3  *
   4  * Copyright 2008 GE Fanuc Intelligent Platforms Embedded Systems, Inc.
   5  *
   6  * This program is free software; you can redistribute  it and/or modify it
   7  * under  the terms of  the GNU General  Public License as published by the
   8  * Free Software Foundation;  either version 2 of the  License, or (at your
   9  * option) any later version.
  10  *
  11  * Based on: SBS CM6 Device Tree Source
  12  * Copyright 2007 SBS Technologies GmbH & Co. KG
  13  * And: mpc8641_hpcn.dts (MPC8641 HPCN Device Tree Source)
  14  * Copyright 2006 Freescale Semiconductor Inc.
  15  */
  16
  17 /*
  18  * Compiled with dtc -I dts -O dtb -o gef_sbc310.dtb gef_sbc310.dts
  19  */
  20
  21 /dts-v1/;
  22
  23 / {
  24         model = "GEF_SBC310";
  25         compatible = "gef,sbc310";
  26         #address-cells = <1>;
  27         #size-cells = <1>;
  28
  29         aliases {
  30                 ethernet0 = &enet0;
  31                 ethernet1 = &enet1;
  32                 serial0 = &serial0;
  33                 serial1 = &serial1;
  34                 pci0 = &pci0;
  35         };
  36
  37         cpus {
  38                 #address-cells = <1>;
  39                 #size-cells = <0>;
  40
  41                 PowerPC,8641@0 {
  42                         device_type = "cpu";
  43                         reg = <0>;
  44                         d-cache-line-size = <32>;       // 32 bytes
  45                         i-cache-line-size = <32>;       // 32 bytes
  46                         d-cache-size = <32768>;         // L1, 32K
  47                         i-cache-size = <32768>;         // L1, 32K
  48                         timebase-frequency = <0>;       // From uboot
  49                         bus-frequency = <0>;            // From uboot
  50                         clock-frequency = <0>;          // From uboot
  51                 };
  52                 PowerPC,8641@1 {
  53                         device_type = "cpu";
  54                         reg = <1>;
  55                         d-cache-line-size = <32>;       // 32 bytes
  56                         i-cache-line-size = <32>;       // 32 bytes
  57                         d-cache-size = <32768>;         // L1, 32K
  58                         i-cache-size = <32768>;         // L1, 32K
  59                         timebase-frequency = <0>;       // From uboot
  60                         bus-frequency = <0>;            // From uboot
  61                         clock-frequency = <0>;          // From uboot
  62                 };
  63         };
  64
  65         memory {
  66                 device_type = "memory";
  67                 reg = <0x0 0x40000000>; // set by uboot
  68         };
  69
  70         localbus@fef05000 {
  71                 #address-cells = <2>;
  72                 #size-cells = <1>;
  73                 compatible = "fsl,mpc8641-localbus", "simple-bus";
  74                 reg = <0xfef05000 0x1000>;
  75                 interrupts = <19 2>;
  76                 interrupt-parent = <&mpic>;
  77
  78                 ranges = <0 0 0xff000000 0x01000000     // 16MB Boot flash
  79                           1 0 0xe0000000 0x08000000     // Paged Flash 0
  80                           2 0 0xe8000000 0x08000000     // Paged Flash 1
  81                           3 0 0xfc100000 0x00020000     // NVRAM
  82                           4 0 0xfc000000 0x00010000>;   // FPGA
  83
  84                 /* flash@0,0 is a mirror of part of the memory in flash@1,0
  85                 flash@0,0 {
  86                         compatible = "cfi-flash";
  87                         reg = <0 0 0x01000000>;
  88                         bank-width = <2>;
  89                         device-width = <2>;
  90                         #address-cells = <1>;
  91                         #size-cells = <1>;
  92                         partition@0 {
  93                                 label = "firmware";
  94                                 reg = <0x00000000 0x01000000>;
  95                                 read-only;
  96                         };
  97                 };
  98                 */
  99
 100                 flash@1,0 {
 101                         compatible = "cfi-flash";
 102                         reg = <1 0 0x8000000>;
 103                         bank-width = <2>;
 104                         device-width = <2>;
 105                         #address-cells = <1>;
 106                         #size-cells = <1>;
 107                         partition@0 {
 108                                 label = "user";
 109                                 reg = <0x00000000 0x07800000>;
 110                         };
 111                         partition@7800000 {
 112                                 label = "firmware";
 113                                 reg = <0x07800000 0x00800000>;
 114                                 read-only;
 115                         };
 116                 };
 117
 118                 fpga@4,0 {
 119                         compatible = "gef,fpga-regs";
 120                         reg = <0x4 0x0 0x40>;
 121                 };
 122
 123                 wdt@4,2000 {
 124                         #interrupt-cells = <2>;
 125                         device_type = "watchdog";
 126                         compatible = "gef,fpga-wdt";
 127                         reg = <0x4 0x2000 0x8>;
 128                         interrupts = <0x1a 0x4>;
 129                         interrupt-parent = <&gef_pic>;
 130                 };
 131 /*
 132                 wdt@4,2010 {
 133                         #interrupt-cells = <2>;
 134                         device_type = "watchdog";
 135                         compatible = "gef,fpga-wdt";
 136                         reg = <0x4 0x2010 0x8>;
 137                         interrupts = <0x1b 0x4>;
 138                         interrupt-parent = <&gef_pic>;
 139                 };
 140 */
 141                 gef_pic: pic@4,4000 {
 142                         #interrupt-cells = <1>;
 143                         interrupt-controller;
 144                         compatible = "gef,fpga-pic";
 145                         reg = <0x4 0x4000 0x20>;
 146                         interrupts = <0x8
 147                                       0x9>;
 148                         interrupt-parent = <&mpic>;
 149
 150                 };
 151                 gef_gpio: gpio@4,8000 {
 152                         #gpio-cells = <2>;
 153                         compatible = "gef,sbc310-gpio";
 154                         reg = <0x4 0x8000 0x24>;
 155                         gpio-controller;
 156                 };
 157         };
 158
 159         soc@fef00000 {
 160                 #address-cells = <1>;
 161                 #size-cells = <1>;
 162                 #interrupt-cells = <2>;
 163                 device_type = "soc";
 164                 compatible = "simple-bus";
 165                 ranges = <0x0 0xfef00000 0x00100000>;
 166                 reg = <0xfef00000 0x100000>;    // CCSRBAR 1M
 167                 bus-frequency = <33333333>;
 168
 169                 i2c1: i2c@3000 {
 170                         #address-cells = <1>;
 171                         #size-cells = <0>;
 172                         compatible = "fsl-i2c";
 173                         reg = <0x3000 0x100>;
 174                         interrupts = <0x2b 0x2>;
 175                         interrupt-parent = <&mpic>;
 176                         dfsrr;
 177
 178                         rtc@51 {
 179                                 compatible = "epson,rx8581";
 180                                 reg = <0x00000051>;
 181                         };
 182                 };
 183
 184                 i2c2: i2c@3100 {
 185                         #address-cells = <1>;
 186                         #size-cells = <0>;
 187                         compatible = "fsl-i2c";
 188                         reg = <0x3100 0x100>;
 189                         interrupts = <0x2b 0x2>;
 190                         interrupt-parent = <&mpic>;
 191                         dfsrr;
 192
 193                         hwmon@48 {
 194                                 compatible = "national,lm92";
 195                                 reg = <0x48>;
 196                         };
 197
 198                         hwmon@4c {
 199                                 compatible = "adi,adt7461";
 200                                 reg = <0x4c>;
 201                         };
 202
 203                         eti@6b {
 204                                 compatible = "dallas,ds1682";
 205                                 reg = <0x6b>;
 206                         };
 207                 };
 208
 209                 dma@21300 {
 210                         #address-cells = <1>;
 211                         #size-cells = <1>;
 212                         compatible = "fsl,mpc8641-dma", "fsl,eloplus-dma";
 213                         reg = <0x21300 0x4>;
 214                         ranges = <0x0 0x21100 0x200>;
 215                         cell-index = <0>;
 216                         dma-channel@0 {
 217                                 compatible = "fsl,mpc8641-dma-channel",
 218                                            "fsl,eloplus-dma-channel";
 219                                 reg = <0x0 0x80>;
 220                                 cell-index = <0>;
 221                                 interrupt-parent = <&mpic>;
 222                                 interrupts = <20 2>;
 223                         };
 224                         dma-channel@80 {
 225                                 compatible = "fsl,mpc8641-dma-channel",
 226                                            "fsl,eloplus-dma-channel";
 227                                 reg = <0x80 0x80>;
 228                                 cell-index = <1>;
 229                                 interrupt-parent = <&mpic>;
 230                                 interrupts = <21 2>;
 231                         };
 232                         dma-channel@100 {
 233                                 compatible = "fsl,mpc8641-dma-channel",
 234                                            "fsl,eloplus-dma-channel";
 235                                 reg = <0x100 0x80>;
 236                                 cell-index = <2>;
 237                                 interrupt-parent = <&mpic>;
 238                                 interrupts = <22 2>;
 239                         };
 240                         dma-channel@180 {
 241                                 compatible = "fsl,mpc8641-dma-channel",
 242                                            "fsl,eloplus-dma-channel";
 243                                 reg = <0x180 0x80>;
 244                                 cell-index = <3>;
 245                                 interrupt-parent = <&mpic>;
 246                                 interrupts = <23 2>;
 247                         };
 248                 };
 249
 250                 enet0: ethernet@24000 {
 251                         #address-cells = <1>;
 252                         #size-cells = <1>;
 253                         device_type = "network";
 254                         model = "eTSEC";
 255                         compatible = "gianfar";
 256                         reg = <0x24000 0x1000>;
 257                         ranges = <0x0 0x24000 0x1000>;
 258                         local-mac-address = [ 00 00 00 00 00 00 ];
 259                         interrupts = <0x1d 0x2 0x1e 0x2 0x22 0x2>;
 260                         interrupt-parent = <&mpic>;
 261                         phy-handle = <&phy0>;
 262                         phy-connection-type = "gmii";
 263
 264                         mdio@520 {
 265                                 #address-cells = <1>;
 266                                 #size-cells = <0>;
 267                                 compatible = "fsl,gianfar-mdio";
 268                                 reg = <0x520 0x20>;
 269
 270                                 phy0: ethernet-phy@0 {
 271                                         interrupt-parent = <&gef_pic>;
 272                                         interrupts = <0x9 0x4>;
 273                                         reg = <1>;
 274                                 };
 275                                 phy2: ethernet-phy@2 {
 276                                         interrupt-parent = <&gef_pic>;
 277                                         interrupts = <0x8 0x4>;
 278                                         reg = <3>;
 279                                 };
 280                         };
 281                 };
 282
 283                 enet1: ethernet@26000 {
 284                         device_type = "network";
 285                         model = "eTSEC";
 286                         compatible = "gianfar";
 287                         reg = <0x26000 0x1000>;
 288                         local-mac-address = [ 00 00 00 00 00 00 ];
 289                         interrupts = <0x1f 0x2 0x20 0x2 0x21 0x2>;
 290                         interrupt-parent = <&mpic>;
 291                         phy-handle = <&phy2>;
 292                         phy-connection-type = "gmii";
 293                 };
 294
 295                 serial0: serial@4500 {
 296                         cell-index = <0>;
 297                         device_type = "serial";
 298                         compatible = "ns16550";
 299                         reg = <0x4500 0x100>;
 300                         clock-frequency = <0>;
 301                         interrupts = <0x2a 0x2>;
 302                         interrupt-parent = <&mpic>;
 303                 };
 304
 305                 serial1: serial@4600 {
 306                         cell-index = <1>;
 307                         device_type = "serial";
 308                         compatible = "ns16550";
 309                         reg = <0x4600 0x100>;
 310                         clock-frequency = <0>;
 311                         interrupts = <0x1c 0x2>;
 312                         interrupt-parent = <&mpic>;
 313                 };
 314
 315                 mpic: pic@40000 {
 316                         clock-frequency = <0>;
 317                         interrupt-controller;
 318                         #address-cells = <0>;
 319                         #interrupt-cells = <2>;
 320                         reg = <0x40000 0x40000>;
 321                         compatible = "chrp,open-pic";
 322                         device_type = "open-pic";
 323                 };
 324
 325                 global-utilities@e0000 {
 326                         compatible = "fsl,mpc8641-guts";
 327                         reg = <0xe0000 0x1000>;
 328                         fsl,has-rstcr;
 329                 };
 330         };
 331
 332         pci0: pcie@fef08000 {
 333                 compatible = "fsl,mpc8641-pcie";
 334                 device_type = "pci";
 335                 #interrupt-cells = <1>;
 336                 #size-cells = <2>;
 337                 #address-cells = <3>;
 338                 reg = <0xfef08000 0x1000>;
 339                 bus-range = <0x0 0xff>;
 340                 ranges = <0x02000000 0x0 0x80000000 0x80000000 0x0 0x40000000
 341                           0x01000000 0x0 0x00000000 0xfe000000 0x0 0x00400000>;
 342                 clock-frequency = <33333333>;
 343                 interrupt-parent = <&mpic>;
 344                 interrupts = <0x18 0x2>;
 345                 interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
 346                 interrupt-map = <
 347                         0x0000 0x0 0x0 0x1 &mpic 0x0 0x2
 348                         0x0000 0x0 0x0 0x2 &mpic 0x1 0x2
 349                         0x0000 0x0 0x0 0x3 &mpic 0x2 0x2
 350                         0x0000 0x0 0x0 0x4 &mpic 0x3 0x2
 351                 >;
 352
 353                 pcie@0 {
 354                         reg = <0 0 0 0 0>;
 355                         #size-cells = <2>;
 356                         #address-cells = <3>;
 357                         device_type = "pci";
 358                         ranges = <0x02000000 0x0 0x80000000
 359                                   0x02000000 0x0 0x80000000
 360                                   0x0 0x40000000
 361
 362                                   0x01000000 0x0 0x00000000
 363                                   0x01000000 0x0 0x00000000
 364                                   0x0 0x00400000>;
 365                 };
 366         };
 367 };