2 * Copyright IBM Corp. 1999, 2009
4 * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>
7 #ifndef __ASM_BARRIER_H
8 #define __ASM_BARRIER_H
11 * Force strict CPU ordering.
12 * And yes, this is required on UP too when we're talking
16 #ifdef CONFIG_HAVE_MARCH_Z196_FEATURES
17 /* Fast-BCR without checkpoint synchronization */
18 #define __ASM_BARRIER "bcr 14,0\n"
20 #define __ASM_BARRIER "bcr 15,0\n"
23 #define mb() do { asm volatile(__ASM_BARRIER : : : "memory"); } while (0)
28 #define smp_rmb() rmb()
29 #define smp_wmb() wmb()
31 #define read_barrier_depends() do { } while (0)
32 #define smp_read_barrier_depends() do { } while (0)
34 #define smp_mb__before_atomic() smp_mb()
35 #define smp_mb__after_atomic() smp_mb()
37 #define set_mb(var, value) do { var = value; mb(); } while (0)
39 #define smp_store_release(p, v) \
41 compiletime_assert_atomic_type(*p); \
43 ACCESS_ONCE(*p) = (v); \
46 #define smp_load_acquire(p) \
48 typeof(*p) ___p1 = ACCESS_ONCE(*p); \
49 compiletime_assert_atomic_type(*p); \
54 #endif /* __ASM_BARRIER_H */
This page took 0.03434 seconds and 5 git commands to generate.