projects / deliverable / linux.git / blob
? search:


68d18b338e3ac6a44ef61f61c545ccf1335158a8
[deliverable/linux.git] / arch / x86 / kernel / apic / vector.c
1 /*
2 * Local APIC related interfaces to support IOAPIC, MSI, HT_IRQ etc.
3 *
4 * Copyright (C) 1997, 1998, 1999, 2000, 2009 Ingo Molnar, Hajnalka Szabo
5 * Moved from arch/x86/kernel/apic/io_apic.c.
6 * Jiang Liu <jiang.liu@linux.intel.com>
7 * Enable support of hierarchical irqdomains
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 */
13 #include <linux/interrupt.h>
14 #include <linux/init.h>
15 #include <linux/compiler.h>
16 #include <linux/slab.h>
17 #include <asm/irqdomain.h>
18 #include <asm/hw_irq.h>
19 #include <asm/apic.h>
20 #include <asm/i8259.h>
21 #include <asm/desc.h>
22 #include <asm/irq_remapping.h>
23
24 struct apic_chip_data {
25 struct irq_cfg cfg;
26 cpumask_var_t domain;
27 cpumask_var_t old_domain;
28 u8 move_in_progress : 1;
29 };
30
31 struct irq_domain *x86_vector_domain;
32 EXPORT_SYMBOL_GPL(x86_vector_domain);
33 static DEFINE_RAW_SPINLOCK(vector_lock);
34 static cpumask_var_t vector_cpumask, vector_searchmask, searched_cpumask;
35 static struct irq_chip lapic_controller;
36 #ifdef CONFIG_X86_IO_APIC
37 static struct apic_chip_data *legacy_irq_data[NR_IRQS_LEGACY];
38 #endif
39
40 void lock_vector_lock(void)
41 {
42 /* Used to the online set of cpus does not change
43 * during assign_irq_vector.
44 */
45 raw_spin_lock(&vector_lock);
46 }
47
48 void unlock_vector_lock(void)
49 {
50 raw_spin_unlock(&vector_lock);
51 }
52
53 static struct apic_chip_data *apic_chip_data(struct irq_data *irq_data)
54 {
55 if (!irq_data)
56 return NULL;
57
58 while (irq_data->parent_data)
59 irq_data = irq_data->parent_data;
60
61 return irq_data->chip_data;
62 }
63
64 struct irq_cfg *irqd_cfg(struct irq_data *irq_data)
65 {
66 struct apic_chip_data *data = apic_chip_data(irq_data);
67
68 return data ? &data->cfg : NULL;
69 }
70 EXPORT_SYMBOL_GPL(irqd_cfg);
71
72 struct irq_cfg *irq_cfg(unsigned int irq)
73 {
74 return irqd_cfg(irq_get_irq_data(irq));
75 }
76
77 static struct apic_chip_data *alloc_apic_chip_data(int node)
78 {
79 struct apic_chip_data *data;
80
81 data = kzalloc_node(sizeof(*data), GFP_KERNEL, node);
82 if (!data)
83 return NULL;
84 if (!zalloc_cpumask_var_node(&data->domain, GFP_KERNEL, node))
85 goto out_data;
86 if (!zalloc_cpumask_var_node(&data->old_domain, GFP_KERNEL, node))
87 goto out_domain;
88 return data;
89 out_domain:
90 free_cpumask_var(data->domain);
91 out_data:
92 kfree(data);
93 return NULL;
94 }
95
96 static void free_apic_chip_data(struct apic_chip_data *data)
97 {
98 if (data) {
99 free_cpumask_var(data->domain);
100 free_cpumask_var(data->old_domain);
101 kfree(data);
102 }
103 }
104
105 static int __assign_irq_vector(int irq, struct apic_chip_data *d,
106 const struct cpumask *mask)
107 {
108 /*
109 * NOTE! The local APIC isn't very good at handling
110 * multiple interrupts at the same interrupt level.
111 * As the interrupt level is determined by taking the
112 * vector number and shifting that right by 4, we
113 * want to spread these out a bit so that they don't
114 * all fall in the same interrupt level.
115 *
116 * Also, we've got to be careful not to trash gate
117 * 0x80, because int 0x80 is hm, kind of importantish. ;)
118 */
119 static int current_vector = FIRST_EXTERNAL_VECTOR + VECTOR_OFFSET_START;
120 static int current_offset = VECTOR_OFFSET_START % 16;
121 int cpu, vector;
122
123 if (d->move_in_progress)
124 return -EBUSY;
125
126 /* Only try and allocate irqs on cpus that are present */
127 cpumask_clear(d->old_domain);
128 cpumask_clear(searched_cpumask);
129 cpu = cpumask_first_and(mask, cpu_online_mask);
130 while (cpu < nr_cpu_ids) {
131 int new_cpu, offset;
132
133 /* Get the possible target cpus for @mask/@cpu from the apic */
134 apic->vector_allocation_domain(cpu, vector_cpumask, mask);
135
136 /*
137 * Clear the offline cpus from @vector_cpumask for searching
138 * and verify whether the result overlaps with @mask. If true,
139 * then the call to apic->cpu_mask_to_apicid_and() will
140 * succeed as well. If not, no point in trying to find a
141 * vector in this mask.
142 */
143 cpumask_and(vector_searchmask, vector_cpumask, cpu_online_mask);
144 if (!cpumask_intersects(vector_searchmask, mask))
145 goto next_cpu;
146
147 if (cpumask_subset(vector_cpumask, d->domain)) {
148 if (cpumask_equal(vector_cpumask, d->domain))
149 goto success;
150 /*
151 * Mark the cpus which are not longer in the mask for
152 * cleanup.
153 */
154 cpumask_andnot(d->old_domain, d->domain, vector_cpumask);
155 vector = d->cfg.vector;
156 goto update;
157 }
158
159 vector = current_vector;
160 offset = current_offset;
161 next:
162 vector += 16;
163 if (vector >= first_system_vector) {
164 offset = (offset + 1) % 16;
165 vector = FIRST_EXTERNAL_VECTOR + offset;
166 }
167
168 /* If the search wrapped around, try the next cpu */
169 if (unlikely(current_vector == vector))
170 goto next_cpu;
171
172 if (test_bit(vector, used_vectors))
173 goto next;
174
175 for_each_cpu(new_cpu, vector_searchmask) {
176 if (!IS_ERR_OR_NULL(per_cpu(vector_irq, new_cpu)[vector]))
177 goto next;
178 }
179 /* Found one! */
180 current_vector = vector;
181 current_offset = offset;
182 /* Schedule the old vector for cleanup on all cpus */
183 if (d->cfg.vector)
184 cpumask_copy(d->old_domain, d->domain);
185 for_each_cpu(new_cpu, vector_searchmask)
186 per_cpu(vector_irq, new_cpu)[vector] = irq_to_desc(irq);
187 goto update;
188
189 next_cpu:
190 /*
191 * We exclude the current @vector_cpumask from the requested
192 * @mask and try again with the next online cpu in the
193 * result. We cannot modify @mask, so we use @vector_cpumask
194 * as a temporary buffer here as it will be reassigned when
195 * calling apic->vector_allocation_domain() above.
196 */
197 cpumask_or(searched_cpumask, searched_cpumask, vector_cpumask);
198 cpumask_andnot(vector_cpumask, mask, searched_cpumask);
199 cpu = cpumask_first_and(vector_cpumask, cpu_online_mask);
200 continue;
201 }
202 return -ENOSPC;
203
204 update:
205 /*
206 * Exclude offline cpus from the cleanup mask and set the
207 * move_in_progress flag when the result is not empty.
208 */
209 cpumask_and(d->old_domain, d->old_domain, cpu_online_mask);
210 d->move_in_progress = !cpumask_empty(d->old_domain);
211 d->cfg.vector = vector;
212 cpumask_copy(d->domain, vector_cpumask);
213 success:
214 /*
215 * Cache destination APIC IDs into cfg->dest_apicid. This cannot fail
216 * as we already established, that mask & d->domain & cpu_online_mask
217 * is not empty.
218 */
219 BUG_ON(apic->cpu_mask_to_apicid_and(mask, d->domain,
220 &d->cfg.dest_apicid));
221 return 0;
222 }
223
224 static int assign_irq_vector(int irq, struct apic_chip_data *data,
225 const struct cpumask *mask)
226 {
227 int err;
228 unsigned long flags;
229
230 raw_spin_lock_irqsave(&vector_lock, flags);
231 err = __assign_irq_vector(irq, data, mask);
232 raw_spin_unlock_irqrestore(&vector_lock, flags);
233 return err;
234 }
235
236 static int assign_irq_vector_policy(int irq, int node,
237 struct apic_chip_data *data,
238 struct irq_alloc_info *info)
239 {
240 if (info && info->mask)
241 return assign_irq_vector(irq, data, info->mask);
242 if (node != NUMA_NO_NODE &&
243 assign_irq_vector(irq, data, cpumask_of_node(node)) == 0)
244 return 0;
245 return assign_irq_vector(irq, data, apic->target_cpus());
246 }
247
248 static void clear_irq_vector(int irq, struct apic_chip_data *data)
249 {
250 struct irq_desc *desc;
251 int cpu, vector;
252
253 BUG_ON(!data->cfg.vector);
254
255 vector = data->cfg.vector;
256 for_each_cpu_and(cpu, data->domain, cpu_online_mask)
257 per_cpu(vector_irq, cpu)[vector] = VECTOR_UNUSED;
258
259 data->cfg.vector = 0;
260 cpumask_clear(data->domain);
261
262 if (likely(!data->move_in_progress))
263 return;
264
265 desc = irq_to_desc(irq);
266 for_each_cpu_and(cpu, data->old_domain, cpu_online_mask) {
267 for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS;
268 vector++) {
269 if (per_cpu(vector_irq, cpu)[vector] != desc)
270 continue;
271 per_cpu(vector_irq, cpu)[vector] = VECTOR_UNUSED;
272 break;
273 }
274 }
275 data->move_in_progress = 0;
276 }
277
278 void init_irq_alloc_info(struct irq_alloc_info *info,
279 const struct cpumask *mask)
280 {
281 memset(info, 0, sizeof(*info));
282 info->mask = mask;
283 }
284
285 void copy_irq_alloc_info(struct irq_alloc_info *dst, struct irq_alloc_info *src)
286 {
287 if (src)
288 *dst = *src;
289 else
290 memset(dst, 0, sizeof(*dst));
291 }
292
293 static void x86_vector_free_irqs(struct irq_domain *domain,
294 unsigned int virq, unsigned int nr_irqs)
295 {
296 struct apic_chip_data *apic_data;
297 struct irq_data *irq_data;
298 unsigned long flags;
299 int i;
300
301 for (i = 0; i < nr_irqs; i++) {
302 irq_data = irq_domain_get_irq_data(x86_vector_domain, virq + i);
303 if (irq_data && irq_data->chip_data) {
304 raw_spin_lock_irqsave(&vector_lock, flags);
305 clear_irq_vector(virq + i, irq_data->chip_data);
306 apic_data = irq_data->chip_data;
307 irq_domain_reset_irq_data(irq_data);
308 raw_spin_unlock_irqrestore(&vector_lock, flags);
309 free_apic_chip_data(apic_data);
310 #ifdef CONFIG_X86_IO_APIC
311 if (virq + i < nr_legacy_irqs())
312 legacy_irq_data[virq + i] = NULL;
313 #endif
314 }
315 }
316 }
317
318 static int x86_vector_alloc_irqs(struct irq_domain *domain, unsigned int virq,
319 unsigned int nr_irqs, void *arg)
320 {
321 struct irq_alloc_info *info = arg;
322 struct apic_chip_data *data;
323 struct irq_data *irq_data;
324 int i, err, node;
325
326 if (disable_apic)
327 return -ENXIO;
328
329 /* Currently vector allocator can't guarantee contiguous allocations */
330 if ((info->flags & X86_IRQ_ALLOC_CONTIGUOUS_VECTORS) && nr_irqs > 1)
331 return -ENOSYS;
332
333 for (i = 0; i < nr_irqs; i++) {
334 irq_data = irq_domain_get_irq_data(domain, virq + i);
335 BUG_ON(!irq_data);
336 node = irq_data_get_node(irq_data);
337 #ifdef CONFIG_X86_IO_APIC
338 if (virq + i < nr_legacy_irqs() && legacy_irq_data[virq + i])
339 data = legacy_irq_data[virq + i];
340 else
341 #endif
342 data = alloc_apic_chip_data(node);
343 if (!data) {
344 err = -ENOMEM;
345 goto error;
346 }
347
348 irq_data->chip = &lapic_controller;
349 irq_data->chip_data = data;
350 irq_data->hwirq = virq + i;
351 err = assign_irq_vector_policy(virq + i, node, data, info);
352 if (err)
353 goto error;
354 }
355
356 return 0;
357
358 error:
359 x86_vector_free_irqs(domain, virq, i + 1);
360 return err;
361 }
362
363 static const struct irq_domain_ops x86_vector_domain_ops = {
364 .alloc = x86_vector_alloc_irqs,
365 .free = x86_vector_free_irqs,
366 };
367
368 int __init arch_probe_nr_irqs(void)
369 {
370 int nr;
371
372 if (nr_irqs > (NR_VECTORS * nr_cpu_ids))
373 nr_irqs = NR_VECTORS * nr_cpu_ids;
374
375 nr = (gsi_top + nr_legacy_irqs()) + 8 * nr_cpu_ids;
376 #if defined(CONFIG_PCI_MSI) || defined(CONFIG_HT_IRQ)
377 /*
378 * for MSI and HT dyn irq
379 */
380 if (gsi_top <= NR_IRQS_LEGACY)
381 nr += 8 * nr_cpu_ids;
382 else
383 nr += gsi_top * 16;
384 #endif
385 if (nr < nr_irqs)
386 nr_irqs = nr;
387
388 /*
389 * We don't know if PIC is present at this point so we need to do
390 * probe() to get the right number of legacy IRQs.
391 */
392 return legacy_pic->probe();
393 }
394
395 #ifdef CONFIG_X86_IO_APIC
396 static void init_legacy_irqs(void)
397 {
398 int i, node = cpu_to_node(0);
399 struct apic_chip_data *data;
400
401 /*
402 * For legacy IRQ's, start with assigning irq0 to irq15 to
403 * ISA_IRQ_VECTOR(i) for all cpu's.
404 */
405 for (i = 0; i < nr_legacy_irqs(); i++) {
406 data = legacy_irq_data[i] = alloc_apic_chip_data(node);
407 BUG_ON(!data);
408
409 data->cfg.vector = ISA_IRQ_VECTOR(i);
410 cpumask_setall(data->domain);
411 irq_set_chip_data(i, data);
412 }
413 }
414 #else
415 static void init_legacy_irqs(void) { }
416 #endif
417
418 int __init arch_early_irq_init(void)
419 {
420 init_legacy_irqs();
421
422 x86_vector_domain = irq_domain_add_tree(NULL, &x86_vector_domain_ops,
423 NULL);
424 BUG_ON(x86_vector_domain == NULL);
425 irq_set_default_host(x86_vector_domain);
426
427 arch_init_msi_domain(x86_vector_domain);
428 arch_init_htirq_domain(x86_vector_domain);
429
430 BUG_ON(!alloc_cpumask_var(&vector_cpumask, GFP_KERNEL));
431 BUG_ON(!alloc_cpumask_var(&vector_searchmask, GFP_KERNEL));
432 BUG_ON(!alloc_cpumask_var(&searched_cpumask, GFP_KERNEL));
433
434 return arch_early_ioapic_init();
435 }
436
437 /* Initialize vector_irq on a new cpu */
438 static void __setup_vector_irq(int cpu)
439 {
440 struct apic_chip_data *data;
441 struct irq_desc *desc;
442 int irq, vector;
443
444 /* Mark the inuse vectors */
445 for_each_irq_desc(irq, desc) {
446 struct irq_data *idata = irq_desc_get_irq_data(desc);
447
448 data = apic_chip_data(idata);
449 if (!data || !cpumask_test_cpu(cpu, data->domain))
450 continue;
451 vector = data->cfg.vector;
452 per_cpu(vector_irq, cpu)[vector] = desc;
453 }
454 /* Mark the free vectors */
455 for (vector = 0; vector < NR_VECTORS; ++vector) {
456 desc = per_cpu(vector_irq, cpu)[vector];
457 if (IS_ERR_OR_NULL(desc))
458 continue;
459
460 data = apic_chip_data(irq_desc_get_irq_data(desc));
461 if (!cpumask_test_cpu(cpu, data->domain))
462 per_cpu(vector_irq, cpu)[vector] = VECTOR_UNUSED;
463 }
464 }
465
466 /*
467 * Setup the vector to irq mappings. Must be called with vector_lock held.
468 */
469 void setup_vector_irq(int cpu)
470 {
471 int irq;
472
473 lockdep_assert_held(&vector_lock);
474 /*
475 * On most of the platforms, legacy PIC delivers the interrupts on the
476 * boot cpu. But there are certain platforms where PIC interrupts are
477 * delivered to multiple cpu's. If the legacy IRQ is handled by the
478 * legacy PIC, for the new cpu that is coming online, setup the static
479 * legacy vector to irq mapping:
480 */
481 for (irq = 0; irq < nr_legacy_irqs(); irq++)
482 per_cpu(vector_irq, cpu)[ISA_IRQ_VECTOR(irq)] = irq_to_desc(irq);
483
484 __setup_vector_irq(cpu);
485 }
486
487 static int apic_retrigger_irq(struct irq_data *irq_data)
488 {
489 struct apic_chip_data *data = apic_chip_data(irq_data);
490 unsigned long flags;
491 int cpu;
492
493 raw_spin_lock_irqsave(&vector_lock, flags);
494 cpu = cpumask_first_and(data->domain, cpu_online_mask);
495 apic->send_IPI_mask(cpumask_of(cpu), data->cfg.vector);
496 raw_spin_unlock_irqrestore(&vector_lock, flags);
497
498 return 1;
499 }
500
501 void apic_ack_edge(struct irq_data *data)
502 {
503 irq_complete_move(irqd_cfg(data));
504 irq_move_irq(data);
505 ack_APIC_irq();
506 }
507
508 static int apic_set_affinity(struct irq_data *irq_data,
509 const struct cpumask *dest, bool force)
510 {
511 struct apic_chip_data *data = irq_data->chip_data;
512 int err, irq = irq_data->irq;
513
514 if (!config_enabled(CONFIG_SMP))
515 return -EPERM;
516
517 if (!cpumask_intersects(dest, cpu_online_mask))
518 return -EINVAL;
519
520 err = assign_irq_vector(irq, data, dest);
521 return err ? err : IRQ_SET_MASK_OK;
522 }
523
524 static struct irq_chip lapic_controller = {
525 .irq_ack = apic_ack_edge,
526 .irq_set_affinity = apic_set_affinity,
527 .irq_retrigger = apic_retrigger_irq,
528 };
529
530 #ifdef CONFIG_SMP
531 static void __send_cleanup_vector(struct apic_chip_data *data)
532 {
533 cpumask_var_t cleanup_mask;
534
535 if (unlikely(!alloc_cpumask_var(&cleanup_mask, GFP_ATOMIC))) {
536 unsigned int i;
537
538 for_each_cpu_and(i, data->old_domain, cpu_online_mask)
539 apic->send_IPI_mask(cpumask_of(i),
540 IRQ_MOVE_CLEANUP_VECTOR);
541 } else {
542 cpumask_and(cleanup_mask, data->old_domain, cpu_online_mask);
543 apic->send_IPI_mask(cleanup_mask, IRQ_MOVE_CLEANUP_VECTOR);
544 free_cpumask_var(cleanup_mask);
545 }
546 data->move_in_progress = 0;
547 }
548
549 void send_cleanup_vector(struct irq_cfg *cfg)
550 {
551 struct apic_chip_data *data;
552
553 data = container_of(cfg, struct apic_chip_data, cfg);
554 if (data->move_in_progress)
555 __send_cleanup_vector(data);
556 }
557
558 asmlinkage __visible void smp_irq_move_cleanup_interrupt(void)
559 {
560 unsigned vector, me;
561
562 entering_ack_irq();
563
564 /* Prevent vectors vanishing under us */
565 raw_spin_lock(&vector_lock);
566
567 me = smp_processor_id();
568 for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; vector++) {
569 struct apic_chip_data *data;
570 struct irq_desc *desc;
571 unsigned int irr;
572
573 retry:
574 desc = __this_cpu_read(vector_irq[vector]);
575 if (IS_ERR_OR_NULL(desc))
576 continue;
577
578 if (!raw_spin_trylock(&desc->lock)) {
579 raw_spin_unlock(&vector_lock);
580 cpu_relax();
581 raw_spin_lock(&vector_lock);
582 goto retry;
583 }
584
585 data = apic_chip_data(irq_desc_get_irq_data(desc));
586 if (!data)
587 goto unlock;
588
589 /*
590 * Check if the irq migration is in progress. If so, we
591 * haven't received the cleanup request yet for this irq.
592 */
593 if (data->move_in_progress)
594 goto unlock;
595
596 if (vector == data->cfg.vector &&
597 cpumask_test_cpu(me, data->domain))
598 goto unlock;
599
600 irr = apic_read(APIC_IRR + (vector / 32 * 0x10));
601 /*
602 * Check if the vector that needs to be cleanedup is
603 * registered at the cpu's IRR. If so, then this is not
604 * the best time to clean it up. Lets clean it up in the
605 * next attempt by sending another IRQ_MOVE_CLEANUP_VECTOR
606 * to myself.
607 */
608 if (irr & (1 << (vector % 32))) {
609 apic->send_IPI_self(IRQ_MOVE_CLEANUP_VECTOR);
610 goto unlock;
611 }
612 __this_cpu_write(vector_irq[vector], VECTOR_UNUSED);
613 unlock:
614 raw_spin_unlock(&desc->lock);
615 }
616
617 raw_spin_unlock(&vector_lock);
618
619 exiting_irq();
620 }
621
622 static void __irq_complete_move(struct irq_cfg *cfg, unsigned vector)
623 {
624 unsigned me;
625 struct apic_chip_data *data;
626
627 data = container_of(cfg, struct apic_chip_data, cfg);
628 if (likely(!data->move_in_progress))
629 return;
630
631 me = smp_processor_id();
632 if (vector == data->cfg.vector && cpumask_test_cpu(me, data->domain))
633 __send_cleanup_vector(data);
634 }
635
636 void irq_complete_move(struct irq_cfg *cfg)
637 {
638 __irq_complete_move(cfg, ~get_irq_regs()->orig_ax);
639 }
640
641 void irq_force_complete_move(int irq)
642 {
643 struct irq_cfg *cfg = irq_cfg(irq);
644
645 if (cfg)
646 __irq_complete_move(cfg, cfg->vector);
647 }
648 #endif
649
650 static void __init print_APIC_field(int base)
651 {
652 int i;
653
654 printk(KERN_DEBUG);
655
656 for (i = 0; i < 8; i++)
657 pr_cont("%08x", apic_read(base + i*0x10));
658
659 pr_cont("\n");
660 }
661
662 static void __init print_local_APIC(void *dummy)
663 {
664 unsigned int i, v, ver, maxlvt;
665 u64 icr;
666
667 pr_debug("printing local APIC contents on CPU#%d/%d:\n",
668 smp_processor_id(), hard_smp_processor_id());
669 v = apic_read(APIC_ID);
670 pr_info("... APIC ID: %08x (%01x)\n", v, read_apic_id());
671 v = apic_read(APIC_LVR);
672 pr_info("... APIC VERSION: %08x\n", v);
673 ver = GET_APIC_VERSION(v);
674 maxlvt = lapic_get_maxlvt();
675
676 v = apic_read(APIC_TASKPRI);
677 pr_debug("... APIC TASKPRI: %08x (%02x)\n", v, v & APIC_TPRI_MASK);
678
679 /* !82489DX */
680 if (APIC_INTEGRATED(ver)) {
681 if (!APIC_XAPIC(ver)) {
682 v = apic_read(APIC_ARBPRI);
683 pr_debug("... APIC ARBPRI: %08x (%02x)\n",
684 v, v & APIC_ARBPRI_MASK);
685 }
686 v = apic_read(APIC_PROCPRI);
687 pr_debug("... APIC PROCPRI: %08x\n", v);
688 }
689
690 /*
691 * Remote read supported only in the 82489DX and local APIC for
692 * Pentium processors.
693 */
694 if (!APIC_INTEGRATED(ver) || maxlvt == 3) {
695 v = apic_read(APIC_RRR);
696 pr_debug("... APIC RRR: %08x\n", v);
697 }
698
699 v = apic_read(APIC_LDR);
700 pr_debug("... APIC LDR: %08x\n", v);
701 if (!x2apic_enabled()) {
702 v = apic_read(APIC_DFR);
703 pr_debug("... APIC DFR: %08x\n", v);
704 }
705 v = apic_read(APIC_SPIV);
706 pr_debug("... APIC SPIV: %08x\n", v);
707
708 pr_debug("... APIC ISR field:\n");
709 print_APIC_field(APIC_ISR);
710 pr_debug("... APIC TMR field:\n");
711 print_APIC_field(APIC_TMR);
712 pr_debug("... APIC IRR field:\n");
713 print_APIC_field(APIC_IRR);
714
715 /* !82489DX */
716 if (APIC_INTEGRATED(ver)) {
717 /* Due to the Pentium erratum 3AP. */
718 if (maxlvt > 3)
719 apic_write(APIC_ESR, 0);
720
721 v = apic_read(APIC_ESR);
722 pr_debug("... APIC ESR: %08x\n", v);
723 }
724
725 icr = apic_icr_read();
726 pr_debug("... APIC ICR: %08x\n", (u32)icr);
727 pr_debug("... APIC ICR2: %08x\n", (u32)(icr >> 32));
728
729 v = apic_read(APIC_LVTT);
730 pr_debug("... APIC LVTT: %08x\n", v);
731
732 if (maxlvt > 3) {
733 /* PC is LVT#4. */
734 v = apic_read(APIC_LVTPC);
735 pr_debug("... APIC LVTPC: %08x\n", v);
736 }
737 v = apic_read(APIC_LVT0);
738 pr_debug("... APIC LVT0: %08x\n", v);
739 v = apic_read(APIC_LVT1);
740 pr_debug("... APIC LVT1: %08x\n", v);
741
742 if (maxlvt > 2) {
743 /* ERR is LVT#3. */
744 v = apic_read(APIC_LVTERR);
745 pr_debug("... APIC LVTERR: %08x\n", v);
746 }
747
748 v = apic_read(APIC_TMICT);
749 pr_debug("... APIC TMICT: %08x\n", v);
750 v = apic_read(APIC_TMCCT);
751 pr_debug("... APIC TMCCT: %08x\n", v);
752 v = apic_read(APIC_TDCR);
753 pr_debug("... APIC TDCR: %08x\n", v);
754
755 if (boot_cpu_has(X86_FEATURE_EXTAPIC)) {
756 v = apic_read(APIC_EFEAT);
757 maxlvt = (v >> 16) & 0xff;
758 pr_debug("... APIC EFEAT: %08x\n", v);
759 v = apic_read(APIC_ECTRL);
760 pr_debug("... APIC ECTRL: %08x\n", v);
761 for (i = 0; i < maxlvt; i++) {
762 v = apic_read(APIC_EILVTn(i));
763 pr_debug("... APIC EILVT%d: %08x\n", i, v);
764 }
765 }
766 pr_cont("\n");
767 }
768
769 static void __init print_local_APICs(int maxcpu)
770 {
771 int cpu;
772
773 if (!maxcpu)
774 return;
775
776 preempt_disable();
777 for_each_online_cpu(cpu) {
778 if (cpu >= maxcpu)
779 break;
780 smp_call_function_single(cpu, print_local_APIC, NULL, 1);
781 }
782 preempt_enable();
783 }
784
785 static void __init print_PIC(void)
786 {
787 unsigned int v;
788 unsigned long flags;
789
790 if (!nr_legacy_irqs())
791 return;
792
793 pr_debug("\nprinting PIC contents\n");
794
795 raw_spin_lock_irqsave(&i8259A_lock, flags);
796
797 v = inb(0xa1) << 8 | inb(0x21);
798 pr_debug("... PIC IMR: %04x\n", v);
799
800 v = inb(0xa0) << 8 | inb(0x20);
801 pr_debug("... PIC IRR: %04x\n", v);
802
803 outb(0x0b, 0xa0);
804 outb(0x0b, 0x20);
805 v = inb(0xa0) << 8 | inb(0x20);
806 outb(0x0a, 0xa0);
807 outb(0x0a, 0x20);
808
809 raw_spin_unlock_irqrestore(&i8259A_lock, flags);
810
811 pr_debug("... PIC ISR: %04x\n", v);
812
813 v = inb(0x4d1) << 8 | inb(0x4d0);
814 pr_debug("... PIC ELCR: %04x\n", v);
815 }
816
817 static int show_lapic __initdata = 1;
818 static __init int setup_show_lapic(char *arg)
819 {
820 int num = -1;
821
822 if (strcmp(arg, "all") == 0) {
823 show_lapic = CONFIG_NR_CPUS;
824 } else {
825 get_option(&arg, &num);
826 if (num >= 0)
827 show_lapic = num;
828 }
829
830 return 1;
831 }
832 __setup("show_lapic=", setup_show_lapic);
833
834 static int __init print_ICs(void)
835 {
836 if (apic_verbosity == APIC_QUIET)
837 return 0;
838
839 print_PIC();
840
841 /* don't print out if apic is not there */
842 if (!cpu_has_apic && !apic_from_smp_config())
843 return 0;
844
845 print_local_APICs(show_lapic);
846 print_IO_APICs();
847
848 return 0;
849 }
850
851 late_initcall(print_ICs);
Linux kernel - Deliverables
This page took 0.059161 seconds and 4 git commands to generate.