[AArch64][3/8] LD support BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21
[deliverable/binutils-gdb.git] / bfd / elfxx-aarch64.c
1 /* AArch64-specific support for ELF.
2 Copyright (C) 2009-2015 Free Software Foundation, Inc.
3 Contributed by ARM Ltd.
4
5 This file is part of BFD, the Binary File Descriptor library.
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 3 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; see the file COPYING3. If not,
19 see <http://www.gnu.org/licenses/>. */
20
21 #include "sysdep.h"
22 #include "elfxx-aarch64.h"
23 #include <stdarg.h>
24 #include <string.h>
25
26 #define MASK(n) ((1u << (n)) - 1)
27
28 /* Sign-extend VALUE, which has the indicated number of BITS. */
29
30 bfd_signed_vma
31 _bfd_aarch64_sign_extend (bfd_vma value, int bits)
32 {
33 if (value & ((bfd_vma) 1 << (bits - 1)))
34 /* VALUE is negative. */
35 value |= ((bfd_vma) - 1) << bits;
36
37 return value;
38 }
39
40 /* Decode the IMM field of ADRP. */
41
42 uint32_t
43 _bfd_aarch64_decode_adrp_imm (uint32_t insn)
44 {
45 return (((insn >> 5) & MASK (19)) << 2) | ((insn >> 29) & MASK (2));
46 }
47
48 /* Reencode the imm field of add immediate. */
49 static inline uint32_t
50 reencode_add_imm (uint32_t insn, uint32_t imm)
51 {
52 return (insn & ~(MASK (12) << 10)) | ((imm & MASK (12)) << 10);
53 }
54
55 /* Reencode the IMM field of ADR. */
56
57 uint32_t
58 _bfd_aarch64_reencode_adr_imm (uint32_t insn, uint32_t imm)
59 {
60 return (insn & ~((MASK (2) << 29) | (MASK (19) << 5)))
61 | ((imm & MASK (2)) << 29) | ((imm & (MASK (19) << 2)) << 3);
62 }
63
64 /* Reencode the imm field of ld/st pos immediate. */
65 static inline uint32_t
66 reencode_ldst_pos_imm (uint32_t insn, uint32_t imm)
67 {
68 return (insn & ~(MASK (12) << 10)) | ((imm & MASK (12)) << 10);
69 }
70
71 /* Encode the 26-bit offset of unconditional branch. */
72 static inline uint32_t
73 reencode_branch_ofs_26 (uint32_t insn, uint32_t ofs)
74 {
75 return (insn & ~MASK (26)) | (ofs & MASK (26));
76 }
77
78 /* Encode the 19-bit offset of conditional branch and compare & branch. */
79 static inline uint32_t
80 reencode_cond_branch_ofs_19 (uint32_t insn, uint32_t ofs)
81 {
82 return (insn & ~(MASK (19) << 5)) | ((ofs & MASK (19)) << 5);
83 }
84
85 /* Decode the 19-bit offset of load literal. */
86 static inline uint32_t
87 reencode_ld_lit_ofs_19 (uint32_t insn, uint32_t ofs)
88 {
89 return (insn & ~(MASK (19) << 5)) | ((ofs & MASK (19)) << 5);
90 }
91
92 /* Encode the 14-bit offset of test & branch. */
93 static inline uint32_t
94 reencode_tst_branch_ofs_14 (uint32_t insn, uint32_t ofs)
95 {
96 return (insn & ~(MASK (14) << 5)) | ((ofs & MASK (14)) << 5);
97 }
98
99 /* Reencode the imm field of move wide. */
100 static inline uint32_t
101 reencode_movw_imm (uint32_t insn, uint32_t imm)
102 {
103 return (insn & ~(MASK (16) << 5)) | ((imm & MASK (16)) << 5);
104 }
105
106 /* Reencode mov[zn] to movz. */
107 static inline uint32_t
108 reencode_movzn_to_movz (uint32_t opcode)
109 {
110 return opcode | (1 << 30);
111 }
112
113 /* Reencode mov[zn] to movn. */
114 static inline uint32_t
115 reencode_movzn_to_movn (uint32_t opcode)
116 {
117 return opcode & ~(1 << 30);
118 }
119
120 /* Return non-zero if the indicated VALUE has overflowed the maximum
121 range expressible by a unsigned number with the indicated number of
122 BITS. */
123
124 static bfd_reloc_status_type
125 aarch64_unsigned_overflow (bfd_vma value, unsigned int bits)
126 {
127 bfd_vma lim;
128 if (bits >= sizeof (bfd_vma) * 8)
129 return bfd_reloc_ok;
130 lim = (bfd_vma) 1 << bits;
131 if (value >= lim)
132 return bfd_reloc_overflow;
133 return bfd_reloc_ok;
134 }
135
136 /* Return non-zero if the indicated VALUE has overflowed the maximum
137 range expressible by an signed number with the indicated number of
138 BITS. */
139
140 static bfd_reloc_status_type
141 aarch64_signed_overflow (bfd_vma value, unsigned int bits)
142 {
143 bfd_signed_vma svalue = (bfd_signed_vma) value;
144 bfd_signed_vma lim;
145
146 if (bits >= sizeof (bfd_vma) * 8)
147 return bfd_reloc_ok;
148 lim = (bfd_signed_vma) 1 << (bits - 1);
149 if (svalue < -lim || svalue >= lim)
150 return bfd_reloc_overflow;
151 return bfd_reloc_ok;
152 }
153
154 /* Insert the addend/value into the instruction or data object being
155 relocated. */
156 bfd_reloc_status_type
157 _bfd_aarch64_elf_put_addend (bfd *abfd,
158 bfd_byte *address, bfd_reloc_code_real_type r_type,
159 reloc_howto_type *howto, bfd_signed_vma addend)
160 {
161 bfd_reloc_status_type status = bfd_reloc_ok;
162 bfd_signed_vma old_addend = addend;
163 bfd_vma contents;
164 int size;
165
166 size = bfd_get_reloc_size (howto);
167 switch (size)
168 {
169 case 0:
170 return status;
171 case 2:
172 contents = bfd_get_16 (abfd, address);
173 break;
174 case 4:
175 if (howto->src_mask != 0xffffffff)
176 /* Must be 32-bit instruction, always little-endian. */
177 contents = bfd_getl32 (address);
178 else
179 /* Must be 32-bit data (endianness dependent). */
180 contents = bfd_get_32 (abfd, address);
181 break;
182 case 8:
183 contents = bfd_get_64 (abfd, address);
184 break;
185 default:
186 abort ();
187 }
188
189 switch (howto->complain_on_overflow)
190 {
191 case complain_overflow_dont:
192 break;
193 case complain_overflow_signed:
194 status = aarch64_signed_overflow (addend,
195 howto->bitsize + howto->rightshift);
196 break;
197 case complain_overflow_unsigned:
198 status = aarch64_unsigned_overflow (addend,
199 howto->bitsize + howto->rightshift);
200 break;
201 case complain_overflow_bitfield:
202 default:
203 abort ();
204 }
205
206 addend >>= howto->rightshift;
207
208 switch (r_type)
209 {
210 case BFD_RELOC_AARCH64_CALL26:
211 case BFD_RELOC_AARCH64_JUMP26:
212 contents = reencode_branch_ofs_26 (contents, addend);
213 break;
214
215 case BFD_RELOC_AARCH64_BRANCH19:
216 contents = reencode_cond_branch_ofs_19 (contents, addend);
217 break;
218
219 case BFD_RELOC_AARCH64_TSTBR14:
220 contents = reencode_tst_branch_ofs_14 (contents, addend);
221 break;
222
223 case BFD_RELOC_AARCH64_GOT_LD_PREL19:
224 case BFD_RELOC_AARCH64_LD_LO19_PCREL:
225 case BFD_RELOC_AARCH64_TLSDESC_LD_PREL19:
226 case BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_PREL19:
227 if (old_addend & ((1 << howto->rightshift) - 1))
228 return bfd_reloc_overflow;
229 contents = reencode_ld_lit_ofs_19 (contents, addend);
230 break;
231
232 case BFD_RELOC_AARCH64_TLSDESC_CALL:
233 break;
234
235 case BFD_RELOC_AARCH64_ADR_GOT_PAGE:
236 case BFD_RELOC_AARCH64_ADR_HI21_NC_PCREL:
237 case BFD_RELOC_AARCH64_ADR_HI21_PCREL:
238 case BFD_RELOC_AARCH64_ADR_LO21_PCREL:
239 case BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE21:
240 case BFD_RELOC_AARCH64_TLSDESC_ADR_PREL21:
241 case BFD_RELOC_AARCH64_TLSGD_ADR_PAGE21:
242 case BFD_RELOC_AARCH64_TLSGD_ADR_PREL21:
243 case BFD_RELOC_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21:
244 case BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21:
245 case BFD_RELOC_AARCH64_TLSLD_ADR_PREL21:
246 contents = _bfd_aarch64_reencode_adr_imm (contents, addend);
247 break;
248
249 case BFD_RELOC_AARCH64_ADD_LO12:
250 case BFD_RELOC_AARCH64_TLSDESC_ADD_LO12_NC:
251 case BFD_RELOC_AARCH64_TLSGD_ADD_LO12_NC:
252 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_HI12:
253 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12:
254 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12_NC:
255 /* Corresponds to: add rd, rn, #uimm12 to provide the low order
256 12 bits of the page offset following
257 BFD_RELOC_AARCH64_ADR_HI21_PCREL which computes the
258 (pc-relative) page base. */
259 contents = reencode_add_imm (contents, addend);
260 break;
261
262 case BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14:
263 case BFD_RELOC_AARCH64_LD32_GOT_LO12_NC:
264 case BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15:
265 case BFD_RELOC_AARCH64_LD64_GOT_LO12_NC:
266 case BFD_RELOC_AARCH64_LDST128_LO12:
267 case BFD_RELOC_AARCH64_LDST16_LO12:
268 case BFD_RELOC_AARCH64_LDST32_LO12:
269 case BFD_RELOC_AARCH64_LDST64_LO12:
270 case BFD_RELOC_AARCH64_LDST8_LO12:
271 case BFD_RELOC_AARCH64_TLSDESC_LD32_LO12_NC:
272 case BFD_RELOC_AARCH64_TLSDESC_LD64_LO12_NC:
273 case BFD_RELOC_AARCH64_TLSIE_LD32_GOTTPREL_LO12_NC:
274 case BFD_RELOC_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC:
275 if (old_addend & ((1 << howto->rightshift) - 1))
276 return bfd_reloc_overflow;
277 /* Used for ldr*|str* rt, [rn, #uimm12] to provide the low order
278 12 bits of the page offset following BFD_RELOC_AARCH64_ADR_HI21_PCREL
279 which computes the (pc-relative) page base. */
280 contents = reencode_ldst_pos_imm (contents, addend);
281 break;
282
283 /* Group relocations to create high bits of a 16, 32, 48 or 64
284 bit signed data or abs address inline. Will change
285 instruction to MOVN or MOVZ depending on sign of calculated
286 value. */
287
288 case BFD_RELOC_AARCH64_MOVW_G0_S:
289 case BFD_RELOC_AARCH64_MOVW_G1_S:
290 case BFD_RELOC_AARCH64_MOVW_G2_S:
291 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0:
292 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1:
293 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G2:
294 /* NOTE: We can only come here with movz or movn. */
295 if (addend < 0)
296 {
297 /* Force use of MOVN. */
298 addend = ~addend;
299 contents = reencode_movzn_to_movn (contents);
300 }
301 else
302 {
303 /* Force use of MOVZ. */
304 contents = reencode_movzn_to_movz (contents);
305 }
306 /* fall through */
307
308 /* Group relocations to create a 16, 32, 48 or 64 bit unsigned
309 data or abs address inline. */
310
311 case BFD_RELOC_AARCH64_MOVW_G0:
312 case BFD_RELOC_AARCH64_MOVW_G0_NC:
313 case BFD_RELOC_AARCH64_MOVW_G1:
314 case BFD_RELOC_AARCH64_MOVW_G1_NC:
315 case BFD_RELOC_AARCH64_MOVW_G2:
316 case BFD_RELOC_AARCH64_MOVW_G2_NC:
317 case BFD_RELOC_AARCH64_MOVW_G3:
318 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0_NC:
319 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1_NC:
320 contents = reencode_movw_imm (contents, addend);
321 break;
322
323 default:
324 /* Repack simple data */
325 if (howto->dst_mask & (howto->dst_mask + 1))
326 return bfd_reloc_notsupported;
327
328 contents = ((contents & ~howto->dst_mask) | (addend & howto->dst_mask));
329 break;
330 }
331
332 switch (size)
333 {
334 case 2:
335 bfd_put_16 (abfd, contents, address);
336 break;
337 case 4:
338 if (howto->dst_mask != 0xffffffff)
339 /* must be 32-bit instruction, always little-endian */
340 bfd_putl32 (contents, address);
341 else
342 /* must be 32-bit data (endianness dependent) */
343 bfd_put_32 (abfd, contents, address);
344 break;
345 case 8:
346 bfd_put_64 (abfd, contents, address);
347 break;
348 default:
349 abort ();
350 }
351
352 return status;
353 }
354
355 bfd_vma
356 _bfd_aarch64_elf_resolve_relocation (bfd_reloc_code_real_type r_type,
357 bfd_vma place, bfd_vma value,
358 bfd_vma addend, bfd_boolean weak_undef_p)
359 {
360 switch (r_type)
361 {
362 case BFD_RELOC_AARCH64_NONE:
363 case BFD_RELOC_AARCH64_TLSDESC_CALL:
364 break;
365
366 case BFD_RELOC_AARCH64_16_PCREL:
367 case BFD_RELOC_AARCH64_32_PCREL:
368 case BFD_RELOC_AARCH64_64_PCREL:
369 case BFD_RELOC_AARCH64_ADR_LO21_PCREL:
370 case BFD_RELOC_AARCH64_BRANCH19:
371 case BFD_RELOC_AARCH64_LD_LO19_PCREL:
372 case BFD_RELOC_AARCH64_TLSDESC_ADR_PREL21:
373 case BFD_RELOC_AARCH64_TLSDESC_LD_PREL19:
374 case BFD_RELOC_AARCH64_TLSGD_ADR_PREL21:
375 case BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_PREL19:
376 case BFD_RELOC_AARCH64_TLSLD_ADR_PREL21:
377 case BFD_RELOC_AARCH64_TSTBR14:
378 if (weak_undef_p)
379 value = place;
380 value = value + addend - place;
381 break;
382
383 case BFD_RELOC_AARCH64_CALL26:
384 case BFD_RELOC_AARCH64_JUMP26:
385 value = value + addend - place;
386 break;
387
388 case BFD_RELOC_AARCH64_16:
389 case BFD_RELOC_AARCH64_32:
390 case BFD_RELOC_AARCH64_MOVW_G0:
391 case BFD_RELOC_AARCH64_MOVW_G0_NC:
392 case BFD_RELOC_AARCH64_MOVW_G0_S:
393 case BFD_RELOC_AARCH64_MOVW_G1:
394 case BFD_RELOC_AARCH64_MOVW_G1_NC:
395 case BFD_RELOC_AARCH64_MOVW_G1_S:
396 case BFD_RELOC_AARCH64_MOVW_G2:
397 case BFD_RELOC_AARCH64_MOVW_G2_NC:
398 case BFD_RELOC_AARCH64_MOVW_G2_S:
399 case BFD_RELOC_AARCH64_MOVW_G3:
400 value = value + addend;
401 break;
402
403 case BFD_RELOC_AARCH64_ADR_HI21_NC_PCREL:
404 case BFD_RELOC_AARCH64_ADR_HI21_PCREL:
405 if (weak_undef_p)
406 value = PG (place);
407 value = PG (value + addend) - PG (place);
408 break;
409
410 case BFD_RELOC_AARCH64_GOT_LD_PREL19:
411 value = value + addend - place;
412 break;
413
414 case BFD_RELOC_AARCH64_ADR_GOT_PAGE:
415 case BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE21:
416 case BFD_RELOC_AARCH64_TLSGD_ADR_PAGE21:
417 case BFD_RELOC_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21:
418 case BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21:
419 value = PG (value + addend) - PG (place);
420 break;
421
422 case BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14:
423 case BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15:
424 /* Caller must make sure addend is the base address of .got section. */
425 value = value - PG (addend);
426 break;
427
428 case BFD_RELOC_AARCH64_ADD_LO12:
429 case BFD_RELOC_AARCH64_LD32_GOT_LO12_NC:
430 case BFD_RELOC_AARCH64_LD64_GOT_LO12_NC:
431 case BFD_RELOC_AARCH64_LDST128_LO12:
432 case BFD_RELOC_AARCH64_LDST16_LO12:
433 case BFD_RELOC_AARCH64_LDST32_LO12:
434 case BFD_RELOC_AARCH64_LDST64_LO12:
435 case BFD_RELOC_AARCH64_LDST8_LO12:
436 case BFD_RELOC_AARCH64_TLSDESC_ADD:
437 case BFD_RELOC_AARCH64_TLSDESC_ADD_LO12_NC:
438 case BFD_RELOC_AARCH64_TLSDESC_LD32_LO12_NC:
439 case BFD_RELOC_AARCH64_TLSDESC_LD64_LO12_NC:
440 case BFD_RELOC_AARCH64_TLSDESC_LDR:
441 case BFD_RELOC_AARCH64_TLSGD_ADD_LO12_NC:
442 case BFD_RELOC_AARCH64_TLSIE_LD32_GOTTPREL_LO12_NC:
443 case BFD_RELOC_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC:
444 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12_NC:
445 value = PG_OFFSET (value + addend);
446 break;
447
448 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12:
449 value = value + addend;
450 break;
451
452 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1:
453 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1_NC:
454 value = (value + addend) & (bfd_vma) 0xffff0000;
455 break;
456 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_HI12:
457 /* Mask off low 12bits, keep all other high bits, so that the later
458 generic code could check whehter there is overflow. */
459 value = (value + addend) & ~(bfd_vma) 0xfff;
460 break;
461
462 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0:
463 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0_NC:
464 value = (value + addend) & (bfd_vma) 0xffff;
465 break;
466
467 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G2:
468 value = (value + addend) & ~(bfd_vma) 0xffffffff;
469 value -= place & ~(bfd_vma) 0xffffffff;
470 break;
471
472 default:
473 break;
474 }
475
476 return value;
477 }
478
479 /* Hook called by the linker routine which adds symbols from an object
480 file. */
481
482 bfd_boolean
483 _bfd_aarch64_elf_add_symbol_hook (bfd *abfd, struct bfd_link_info *info,
484 Elf_Internal_Sym *sym,
485 const char **namep ATTRIBUTE_UNUSED,
486 flagword *flagsp ATTRIBUTE_UNUSED,
487 asection **secp ATTRIBUTE_UNUSED,
488 bfd_vma *valp ATTRIBUTE_UNUSED)
489 {
490 if ((ELF_ST_TYPE (sym->st_info) == STT_GNU_IFUNC
491 || ELF_ST_BIND (sym->st_info) == STB_GNU_UNIQUE)
492 && (abfd->flags & DYNAMIC) == 0
493 && bfd_get_flavour (info->output_bfd) == bfd_target_elf_flavour)
494 elf_tdata (info->output_bfd)->has_gnu_symbols = TRUE;
495
496 return TRUE;
497 }
498
499 /* Support for core dump NOTE sections. */
500
501 bfd_boolean
502 _bfd_aarch64_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)
503 {
504 int offset;
505 size_t size;
506
507 switch (note->descsz)
508 {
509 default:
510 return FALSE;
511
512 case 392: /* sizeof(struct elf_prstatus) on Linux/arm64. */
513 /* pr_cursig */
514 elf_tdata (abfd)->core->signal
515 = bfd_get_16 (abfd, note->descdata + 12);
516
517 /* pr_pid */
518 elf_tdata (abfd)->core->lwpid
519 = bfd_get_32 (abfd, note->descdata + 32);
520
521 /* pr_reg */
522 offset = 112;
523 size = 272;
524
525 break;
526 }
527
528 /* Make a ".reg/999" section. */
529 return _bfd_elfcore_make_pseudosection (abfd, ".reg",
530 size, note->descpos + offset);
531 }
532
533 bfd_boolean
534 _bfd_aarch64_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)
535 {
536 switch (note->descsz)
537 {
538 default:
539 return FALSE;
540
541 case 136: /* This is sizeof(struct elf_prpsinfo) on Linux/aarch64. */
542 elf_tdata (abfd)->core->pid = bfd_get_32 (abfd, note->descdata + 24);
543 elf_tdata (abfd)->core->program
544 = _bfd_elfcore_strndup (abfd, note->descdata + 40, 16);
545 elf_tdata (abfd)->core->command
546 = _bfd_elfcore_strndup (abfd, note->descdata + 56, 80);
547 }
548
549 /* Note that for some reason, a spurious space is tacked
550 onto the end of the args in some (at least one anyway)
551 implementations, so strip it off if it exists. */
552
553 {
554 char *command = elf_tdata (abfd)->core->command;
555 int n = strlen (command);
556
557 if (0 < n && command[n - 1] == ' ')
558 command[n - 1] = '\0';
559 }
560
561 return TRUE;
562 }
563
564 char *
565 _bfd_aarch64_elf_write_core_note (bfd *abfd, char *buf, int *bufsiz, int note_type,
566 ...)
567 {
568 switch (note_type)
569 {
570 default:
571 return NULL;
572
573 case NT_PRPSINFO:
574 {
575 char data[136];
576 va_list ap;
577
578 va_start (ap, note_type);
579 memset (data, 0, sizeof (data));
580 strncpy (data + 40, va_arg (ap, const char *), 16);
581 strncpy (data + 56, va_arg (ap, const char *), 80);
582 va_end (ap);
583
584 return elfcore_write_note (abfd, buf, bufsiz, "CORE",
585 note_type, data, sizeof (data));
586 }
587
588 case NT_PRSTATUS:
589 {
590 char data[392];
591 va_list ap;
592 long pid;
593 int cursig;
594 const void *greg;
595
596 va_start (ap, note_type);
597 memset (data, 0, sizeof (data));
598 pid = va_arg (ap, long);
599 bfd_put_32 (abfd, pid, data + 32);
600 cursig = va_arg (ap, int);
601 bfd_put_16 (abfd, cursig, data + 12);
602 greg = va_arg (ap, const void *);
603 memcpy (data + 112, greg, 272);
604 va_end (ap);
605
606 return elfcore_write_note (abfd, buf, bufsiz, "CORE",
607 note_type, data, sizeof (data));
608 }
609 }
610 }
This page took 0.042705 seconds and 5 git commands to generate.