projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
sata_sil24: implement PMP support
[deliverable/linux.git] / drivers / ata / sata_sil24.c
1 /*
2 * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers
3 *
4 * Copyright 2005 Tejun Heo
5 *
6 * Based on preview driver from Silicon Image.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2, or (at your option) any
11 * later version.
12 *
13 * This program is distributed in the hope that it will be useful, but
14 * WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * General Public License for more details.
17 *
18 */
19
20 #include <linux/kernel.h>
21 #include <linux/module.h>
22 #include <linux/pci.h>
23 #include <linux/blkdev.h>
24 #include <linux/delay.h>
25 #include <linux/interrupt.h>
26 #include <linux/dma-mapping.h>
27 #include <linux/device.h>
28 #include <scsi/scsi_host.h>
29 #include <scsi/scsi_cmnd.h>
30 #include <linux/libata.h>
31
32 #define DRV_NAME "sata_sil24"
33 #define DRV_VERSION "1.1"
34
35 /*
36 * Port request block (PRB) 32 bytes
37 */
38 struct sil24_prb {
39 __le16 ctrl;
40 __le16 prot;
41 __le32 rx_cnt;
42 u8 fis[6 * 4];
43 };
44
45 /*
46 * Scatter gather entry (SGE) 16 bytes
47 */
48 struct sil24_sge {
49 __le64 addr;
50 __le32 cnt;
51 __le32 flags;
52 };
53
54 /*
55 * Port multiplier
56 */
57 struct sil24_port_multiplier {
58 __le32 diag;
59 __le32 sactive;
60 };
61
62 enum {
63 SIL24_HOST_BAR = 0,
64 SIL24_PORT_BAR = 2,
65
66 /*
67 * Global controller registers (128 bytes @ BAR0)
68 */
69 /* 32 bit regs */
70 HOST_SLOT_STAT = 0x00, /* 32 bit slot stat * 4 */
71 HOST_CTRL = 0x40,
72 HOST_IRQ_STAT = 0x44,
73 HOST_PHY_CFG = 0x48,
74 HOST_BIST_CTRL = 0x50,
75 HOST_BIST_PTRN = 0x54,
76 HOST_BIST_STAT = 0x58,
77 HOST_MEM_BIST_STAT = 0x5c,
78 HOST_FLASH_CMD = 0x70,
79 /* 8 bit regs */
80 HOST_FLASH_DATA = 0x74,
81 HOST_TRANSITION_DETECT = 0x75,
82 HOST_GPIO_CTRL = 0x76,
83 HOST_I2C_ADDR = 0x78, /* 32 bit */
84 HOST_I2C_DATA = 0x7c,
85 HOST_I2C_XFER_CNT = 0x7e,
86 HOST_I2C_CTRL = 0x7f,
87
88 /* HOST_SLOT_STAT bits */
89 HOST_SSTAT_ATTN = (1 << 31),
90
91 /* HOST_CTRL bits */
92 HOST_CTRL_M66EN = (1 << 16), /* M66EN PCI bus signal */
93 HOST_CTRL_TRDY = (1 << 17), /* latched PCI TRDY */
94 HOST_CTRL_STOP = (1 << 18), /* latched PCI STOP */
95 HOST_CTRL_DEVSEL = (1 << 19), /* latched PCI DEVSEL */
96 HOST_CTRL_REQ64 = (1 << 20), /* latched PCI REQ64 */
97 HOST_CTRL_GLOBAL_RST = (1 << 31), /* global reset */
98
99 /*
100 * Port registers
101 * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2)
102 */
103 PORT_REGS_SIZE = 0x2000,
104
105 PORT_LRAM = 0x0000, /* 31 LRAM slots and PMP regs */
106 PORT_LRAM_SLOT_SZ = 0x0080, /* 32 bytes PRB + 2 SGE, ACT... */
107
108 PORT_PMP = 0x0f80, /* 8 bytes PMP * 16 (128 bytes) */
109 PORT_PMP_STATUS = 0x0000, /* port device status offset */
110 PORT_PMP_QACTIVE = 0x0004, /* port device QActive offset */
111 PORT_PMP_SIZE = 0x0008, /* 8 bytes per PMP */
112
113 /* 32 bit regs */
114 PORT_CTRL_STAT = 0x1000, /* write: ctrl-set, read: stat */
115 PORT_CTRL_CLR = 0x1004, /* write: ctrl-clear */
116 PORT_IRQ_STAT = 0x1008, /* high: status, low: interrupt */
117 PORT_IRQ_ENABLE_SET = 0x1010, /* write: enable-set */
118 PORT_IRQ_ENABLE_CLR = 0x1014, /* write: enable-clear */
119 PORT_ACTIVATE_UPPER_ADDR= 0x101c,
120 PORT_EXEC_FIFO = 0x1020, /* command execution fifo */
121 PORT_CMD_ERR = 0x1024, /* command error number */
122 PORT_FIS_CFG = 0x1028,
123 PORT_FIFO_THRES = 0x102c,
124 /* 16 bit regs */
125 PORT_DECODE_ERR_CNT = 0x1040,
126 PORT_DECODE_ERR_THRESH = 0x1042,
127 PORT_CRC_ERR_CNT = 0x1044,
128 PORT_CRC_ERR_THRESH = 0x1046,
129 PORT_HSHK_ERR_CNT = 0x1048,
130 PORT_HSHK_ERR_THRESH = 0x104a,
131 /* 32 bit regs */
132 PORT_PHY_CFG = 0x1050,
133 PORT_SLOT_STAT = 0x1800,
134 PORT_CMD_ACTIVATE = 0x1c00, /* 64 bit cmd activate * 31 (248 bytes) */
135 PORT_CONTEXT = 0x1e04,
136 PORT_EXEC_DIAG = 0x1e00, /* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */
137 PORT_PSD_DIAG = 0x1e40, /* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */
138 PORT_SCONTROL = 0x1f00,
139 PORT_SSTATUS = 0x1f04,
140 PORT_SERROR = 0x1f08,
141 PORT_SACTIVE = 0x1f0c,
142
143 /* PORT_CTRL_STAT bits */
144 PORT_CS_PORT_RST = (1 << 0), /* port reset */
145 PORT_CS_DEV_RST = (1 << 1), /* device reset */
146 PORT_CS_INIT = (1 << 2), /* port initialize */
147 PORT_CS_IRQ_WOC = (1 << 3), /* interrupt write one to clear */
148 PORT_CS_CDB16 = (1 << 5), /* 0=12b cdb, 1=16b cdb */
149 PORT_CS_PMP_RESUME = (1 << 6), /* PMP resume */
150 PORT_CS_32BIT_ACTV = (1 << 10), /* 32-bit activation */
151 PORT_CS_PMP_EN = (1 << 13), /* port multiplier enable */
152 PORT_CS_RDY = (1 << 31), /* port ready to accept commands */
153
154 /* PORT_IRQ_STAT/ENABLE_SET/CLR */
155 /* bits[11:0] are masked */
156 PORT_IRQ_COMPLETE = (1 << 0), /* command(s) completed */
157 PORT_IRQ_ERROR = (1 << 1), /* command execution error */
158 PORT_IRQ_PORTRDY_CHG = (1 << 2), /* port ready change */
159 PORT_IRQ_PWR_CHG = (1 << 3), /* power management change */
160 PORT_IRQ_PHYRDY_CHG = (1 << 4), /* PHY ready change */
161 PORT_IRQ_COMWAKE = (1 << 5), /* COMWAKE received */
162 PORT_IRQ_UNK_FIS = (1 << 6), /* unknown FIS received */
163 PORT_IRQ_DEV_XCHG = (1 << 7), /* device exchanged */
164 PORT_IRQ_8B10B = (1 << 8), /* 8b/10b decode error threshold */
165 PORT_IRQ_CRC = (1 << 9), /* CRC error threshold */
166 PORT_IRQ_HANDSHAKE = (1 << 10), /* handshake error threshold */
167 PORT_IRQ_SDB_NOTIFY = (1 << 11), /* SDB notify received */
168
169 DEF_PORT_IRQ = PORT_IRQ_COMPLETE | PORT_IRQ_ERROR |
170 PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG |
171 PORT_IRQ_UNK_FIS | PORT_IRQ_SDB_NOTIFY,
172
173 /* bits[27:16] are unmasked (raw) */
174 PORT_IRQ_RAW_SHIFT = 16,
175 PORT_IRQ_MASKED_MASK = 0x7ff,
176 PORT_IRQ_RAW_MASK = (0x7ff << PORT_IRQ_RAW_SHIFT),
177
178 /* ENABLE_SET/CLR specific, intr steering - 2 bit field */
179 PORT_IRQ_STEER_SHIFT = 30,
180 PORT_IRQ_STEER_MASK = (3 << PORT_IRQ_STEER_SHIFT),
181
182 /* PORT_CMD_ERR constants */
183 PORT_CERR_DEV = 1, /* Error bit in D2H Register FIS */
184 PORT_CERR_SDB = 2, /* Error bit in SDB FIS */
185 PORT_CERR_DATA = 3, /* Error in data FIS not detected by dev */
186 PORT_CERR_SEND = 4, /* Initial cmd FIS transmission failure */
187 PORT_CERR_INCONSISTENT = 5, /* Protocol mismatch */
188 PORT_CERR_DIRECTION = 6, /* Data direction mismatch */
189 PORT_CERR_UNDERRUN = 7, /* Ran out of SGEs while writing */
190 PORT_CERR_OVERRUN = 8, /* Ran out of SGEs while reading */
191 PORT_CERR_PKT_PROT = 11, /* DIR invalid in 1st PIO setup of ATAPI */
192 PORT_CERR_SGT_BOUNDARY = 16, /* PLD ecode 00 - SGT not on qword boundary */
193 PORT_CERR_SGT_TGTABRT = 17, /* PLD ecode 01 - target abort */
194 PORT_CERR_SGT_MSTABRT = 18, /* PLD ecode 10 - master abort */
195 PORT_CERR_SGT_PCIPERR = 19, /* PLD ecode 11 - PCI parity err while fetching SGT */
196 PORT_CERR_CMD_BOUNDARY = 24, /* ctrl[15:13] 001 - PRB not on qword boundary */
197 PORT_CERR_CMD_TGTABRT = 25, /* ctrl[15:13] 010 - target abort */
198 PORT_CERR_CMD_MSTABRT = 26, /* ctrl[15:13] 100 - master abort */
199 PORT_CERR_CMD_PCIPERR = 27, /* ctrl[15:13] 110 - PCI parity err while fetching PRB */
200 PORT_CERR_XFR_UNDEF = 32, /* PSD ecode 00 - undefined */
201 PORT_CERR_XFR_TGTABRT = 33, /* PSD ecode 01 - target abort */
202 PORT_CERR_XFR_MSTABRT = 34, /* PSD ecode 10 - master abort */
203 PORT_CERR_XFR_PCIPERR = 35, /* PSD ecode 11 - PCI prity err during transfer */
204 PORT_CERR_SENDSERVICE = 36, /* FIS received while sending service */
205
206 /* bits of PRB control field */
207 PRB_CTRL_PROTOCOL = (1 << 0), /* override def. ATA protocol */
208 PRB_CTRL_PACKET_READ = (1 << 4), /* PACKET cmd read */
209 PRB_CTRL_PACKET_WRITE = (1 << 5), /* PACKET cmd write */
210 PRB_CTRL_NIEN = (1 << 6), /* Mask completion irq */
211 PRB_CTRL_SRST = (1 << 7), /* Soft reset request (ign BSY?) */
212
213 /* PRB protocol field */
214 PRB_PROT_PACKET = (1 << 0),
215 PRB_PROT_TCQ = (1 << 1),
216 PRB_PROT_NCQ = (1 << 2),
217 PRB_PROT_READ = (1 << 3),
218 PRB_PROT_WRITE = (1 << 4),
219 PRB_PROT_TRANSPARENT = (1 << 5),
220
221 /*
222 * Other constants
223 */
224 SGE_TRM = (1 << 31), /* Last SGE in chain */
225 SGE_LNK = (1 << 30), /* linked list
226 Points to SGT, not SGE */
227 SGE_DRD = (1 << 29), /* discard data read (/dev/null)
228 data address ignored */
229
230 SIL24_MAX_CMDS = 31,
231
232 /* board id */
233 BID_SIL3124 = 0,
234 BID_SIL3132 = 1,
235 BID_SIL3131 = 2,
236
237 /* host flags */
238 SIL24_COMMON_FLAGS = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
239 ATA_FLAG_MMIO | ATA_FLAG_PIO_DMA |
240 ATA_FLAG_NCQ | ATA_FLAG_ACPI_SATA |
241 ATA_FLAG_AN | ATA_FLAG_PMP,
242 SIL24_COMMON_LFLAGS = ATA_LFLAG_SKIP_D2H_BSY,
243 SIL24_FLAG_PCIX_IRQ_WOC = (1 << 24), /* IRQ loss errata on PCI-X */
244
245 IRQ_STAT_4PORTS = 0xf,
246 };
247
248 struct sil24_ata_block {
249 struct sil24_prb prb;
250 struct sil24_sge sge[LIBATA_MAX_PRD];
251 };
252
253 struct sil24_atapi_block {
254 struct sil24_prb prb;
255 u8 cdb[16];
256 struct sil24_sge sge[LIBATA_MAX_PRD - 1];
257 };
258
259 union sil24_cmd_block {
260 struct sil24_ata_block ata;
261 struct sil24_atapi_block atapi;
262 };
263
264 static struct sil24_cerr_info {
265 unsigned int err_mask, action;
266 const char *desc;
267 } sil24_cerr_db[] = {
268 [0] = { AC_ERR_DEV, ATA_EH_REVALIDATE,
269 "device error" },
270 [PORT_CERR_DEV] = { AC_ERR_DEV, ATA_EH_REVALIDATE,
271 "device error via D2H FIS" },
272 [PORT_CERR_SDB] = { AC_ERR_DEV, ATA_EH_REVALIDATE,
273 "device error via SDB FIS" },
274 [PORT_CERR_DATA] = { AC_ERR_ATA_BUS, ATA_EH_SOFTRESET,
275 "error in data FIS" },
276 [PORT_CERR_SEND] = { AC_ERR_ATA_BUS, ATA_EH_SOFTRESET,
277 "failed to transmit command FIS" },
278 [PORT_CERR_INCONSISTENT] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
279 "protocol mismatch" },
280 [PORT_CERR_DIRECTION] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
281 "data directon mismatch" },
282 [PORT_CERR_UNDERRUN] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
283 "ran out of SGEs while writing" },
284 [PORT_CERR_OVERRUN] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
285 "ran out of SGEs while reading" },
286 [PORT_CERR_PKT_PROT] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
287 "invalid data directon for ATAPI CDB" },
288 [PORT_CERR_SGT_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_SOFTRESET,
289 "SGT no on qword boundary" },
290 [PORT_CERR_SGT_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
291 "PCI target abort while fetching SGT" },
292 [PORT_CERR_SGT_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
293 "PCI master abort while fetching SGT" },
294 [PORT_CERR_SGT_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
295 "PCI parity error while fetching SGT" },
296 [PORT_CERR_CMD_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_SOFTRESET,
297 "PRB not on qword boundary" },
298 [PORT_CERR_CMD_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
299 "PCI target abort while fetching PRB" },
300 [PORT_CERR_CMD_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
301 "PCI master abort while fetching PRB" },
302 [PORT_CERR_CMD_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
303 "PCI parity error while fetching PRB" },
304 [PORT_CERR_XFR_UNDEF] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
305 "undefined error while transferring data" },
306 [PORT_CERR_XFR_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
307 "PCI target abort while transferring data" },
308 [PORT_CERR_XFR_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
309 "PCI master abort while transferring data" },
310 [PORT_CERR_XFR_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
311 "PCI parity error while transferring data" },
312 [PORT_CERR_SENDSERVICE] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
313 "FIS received while sending service FIS" },
314 };
315
316 /*
317 * ap->private_data
318 *
319 * The preview driver always returned 0 for status. We emulate it
320 * here from the previous interrupt.
321 */
322 struct sil24_port_priv {
323 union sil24_cmd_block *cmd_block; /* 32 cmd blocks */
324 dma_addr_t cmd_block_dma; /* DMA base addr for them */
325 struct ata_taskfile tf; /* Cached taskfile registers */
326 };
327
328 static void sil24_dev_config(struct ata_device *dev);
329 static u8 sil24_check_status(struct ata_port *ap);
330 static int sil24_scr_read(struct ata_port *ap, unsigned sc_reg, u32 *val);
331 static int sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val);
332 static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf);
333 static int sil24_qc_defer(struct ata_queued_cmd *qc);
334 static void sil24_qc_prep(struct ata_queued_cmd *qc);
335 static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc);
336 static void sil24_irq_clear(struct ata_port *ap);
337 static void sil24_pmp_attach(struct ata_port *ap);
338 static void sil24_pmp_detach(struct ata_port *ap);
339 static int sil24_pmp_read(struct ata_device *dev, int pmp, int reg, u32 *r_val);
340 static int sil24_pmp_write(struct ata_device *dev, int pmp, int reg, u32 val);
341 static void sil24_freeze(struct ata_port *ap);
342 static void sil24_thaw(struct ata_port *ap);
343 static void sil24_error_handler(struct ata_port *ap);
344 static void sil24_post_internal_cmd(struct ata_queued_cmd *qc);
345 static int sil24_port_start(struct ata_port *ap);
346 static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
347 #ifdef CONFIG_PM
348 static int sil24_pci_device_resume(struct pci_dev *pdev);
349 static int sil24_port_resume(struct ata_port *ap);
350 #endif
351
352 static const struct pci_device_id sil24_pci_tbl[] = {
353 { PCI_VDEVICE(CMD, 0x3124), BID_SIL3124 },
354 { PCI_VDEVICE(INTEL, 0x3124), BID_SIL3124 },
355 { PCI_VDEVICE(CMD, 0x3132), BID_SIL3132 },
356 { PCI_VDEVICE(CMD, 0x0242), BID_SIL3132 },
357 { PCI_VDEVICE(CMD, 0x3131), BID_SIL3131 },
358 { PCI_VDEVICE(CMD, 0x3531), BID_SIL3131 },
359
360 { } /* terminate list */
361 };
362
363 static struct pci_driver sil24_pci_driver = {
364 .name = DRV_NAME,
365 .id_table = sil24_pci_tbl,
366 .probe = sil24_init_one,
367 .remove = ata_pci_remove_one,
368 #ifdef CONFIG_PM
369 .suspend = ata_pci_device_suspend,
370 .resume = sil24_pci_device_resume,
371 #endif
372 };
373
374 static struct scsi_host_template sil24_sht = {
375 .module = THIS_MODULE,
376 .name = DRV_NAME,
377 .ioctl = ata_scsi_ioctl,
378 .queuecommand = ata_scsi_queuecmd,
379 .change_queue_depth = ata_scsi_change_queue_depth,
380 .can_queue = SIL24_MAX_CMDS,
381 .this_id = ATA_SHT_THIS_ID,
382 .sg_tablesize = LIBATA_MAX_PRD,
383 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
384 .emulated = ATA_SHT_EMULATED,
385 .use_clustering = ATA_SHT_USE_CLUSTERING,
386 .proc_name = DRV_NAME,
387 .dma_boundary = ATA_DMA_BOUNDARY,
388 .slave_configure = ata_scsi_slave_config,
389 .slave_destroy = ata_scsi_slave_destroy,
390 .bios_param = ata_std_bios_param,
391 };
392
393 static const struct ata_port_operations sil24_ops = {
394 .dev_config = sil24_dev_config,
395
396 .check_status = sil24_check_status,
397 .check_altstatus = sil24_check_status,
398 .dev_select = ata_noop_dev_select,
399
400 .tf_read = sil24_tf_read,
401
402 .qc_defer = sil24_qc_defer,
403 .qc_prep = sil24_qc_prep,
404 .qc_issue = sil24_qc_issue,
405
406 .irq_clear = sil24_irq_clear,
407
408 .scr_read = sil24_scr_read,
409 .scr_write = sil24_scr_write,
410
411 .pmp_attach = sil24_pmp_attach,
412 .pmp_detach = sil24_pmp_detach,
413 .pmp_read = sil24_pmp_read,
414 .pmp_write = sil24_pmp_write,
415
416 .freeze = sil24_freeze,
417 .thaw = sil24_thaw,
418 .error_handler = sil24_error_handler,
419 .post_internal_cmd = sil24_post_internal_cmd,
420
421 .port_start = sil24_port_start,
422
423 #ifdef CONFIG_PM
424 .port_resume = sil24_port_resume,
425 #endif
426 };
427
428 /*
429 * Use bits 30-31 of port_flags to encode available port numbers.
430 * Current maxium is 4.
431 */
432 #define SIL24_NPORTS2FLAG(nports) ((((unsigned)(nports) - 1) & 0x3) << 30)
433 #define SIL24_FLAG2NPORTS(flag) ((((flag) >> 30) & 0x3) + 1)
434
435 static const struct ata_port_info sil24_port_info[] = {
436 /* sil_3124 */
437 {
438 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(4) |
439 SIL24_FLAG_PCIX_IRQ_WOC,
440 .link_flags = SIL24_COMMON_LFLAGS,
441 .pio_mask = 0x1f, /* pio0-4 */
442 .mwdma_mask = 0x07, /* mwdma0-2 */
443 .udma_mask = ATA_UDMA5, /* udma0-5 */
444 .port_ops = &sil24_ops,
445 },
446 /* sil_3132 */
447 {
448 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(2),
449 .link_flags = SIL24_COMMON_LFLAGS,
450 .pio_mask = 0x1f, /* pio0-4 */
451 .mwdma_mask = 0x07, /* mwdma0-2 */
452 .udma_mask = ATA_UDMA5, /* udma0-5 */
453 .port_ops = &sil24_ops,
454 },
455 /* sil_3131/sil_3531 */
456 {
457 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(1),
458 .link_flags = SIL24_COMMON_LFLAGS,
459 .pio_mask = 0x1f, /* pio0-4 */
460 .mwdma_mask = 0x07, /* mwdma0-2 */
461 .udma_mask = ATA_UDMA5, /* udma0-5 */
462 .port_ops = &sil24_ops,
463 },
464 };
465
466 static int sil24_tag(int tag)
467 {
468 if (unlikely(ata_tag_internal(tag)))
469 return 0;
470 return tag;
471 }
472
473 static void sil24_dev_config(struct ata_device *dev)
474 {
475 void __iomem *port = dev->link->ap->ioaddr.cmd_addr;
476
477 if (dev->cdb_len == 16)
478 writel(PORT_CS_CDB16, port + PORT_CTRL_STAT);
479 else
480 writel(PORT_CS_CDB16, port + PORT_CTRL_CLR);
481 }
482
483 static void sil24_read_tf(struct ata_port *ap, int tag, struct ata_taskfile *tf)
484 {
485 void __iomem *port = ap->ioaddr.cmd_addr;
486 struct sil24_prb __iomem *prb;
487 u8 fis[6 * 4];
488
489 prb = port + PORT_LRAM + sil24_tag(tag) * PORT_LRAM_SLOT_SZ;
490 memcpy_fromio(fis, prb->fis, sizeof(fis));
491 ata_tf_from_fis(fis, tf);
492 }
493
494 static u8 sil24_check_status(struct ata_port *ap)
495 {
496 struct sil24_port_priv *pp = ap->private_data;
497 return pp->tf.command;
498 }
499
500 static int sil24_scr_map[] = {
501 [SCR_CONTROL] = 0,
502 [SCR_STATUS] = 1,
503 [SCR_ERROR] = 2,
504 [SCR_ACTIVE] = 3,
505 };
506
507 static int sil24_scr_read(struct ata_port *ap, unsigned sc_reg, u32 *val)
508 {
509 void __iomem *scr_addr = ap->ioaddr.scr_addr;
510
511 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
512 void __iomem *addr;
513 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
514 *val = readl(scr_addr + sil24_scr_map[sc_reg] * 4);
515 return 0;
516 }
517 return -EINVAL;
518 }
519
520 static int sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val)
521 {
522 void __iomem *scr_addr = ap->ioaddr.scr_addr;
523
524 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
525 void __iomem *addr;
526 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
527 writel(val, scr_addr + sil24_scr_map[sc_reg] * 4);
528 return 0;
529 }
530 return -EINVAL;
531 }
532
533 static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf)
534 {
535 struct sil24_port_priv *pp = ap->private_data;
536 *tf = pp->tf;
537 }
538
539 static void sil24_config_pmp(struct ata_port *ap, int attached)
540 {
541 void __iomem *port = ap->ioaddr.cmd_addr;
542
543 if (attached)
544 writel(PORT_CS_PMP_EN, port + PORT_CTRL_STAT);
545 else
546 writel(PORT_CS_PMP_EN, port + PORT_CTRL_CLR);
547 }
548
549 static void sil24_clear_pmp(struct ata_port *ap)
550 {
551 void __iomem *port = ap->ioaddr.cmd_addr;
552 int i;
553
554 writel(PORT_CS_PMP_RESUME, port + PORT_CTRL_CLR);
555
556 for (i = 0; i < SATA_PMP_MAX_PORTS; i++) {
557 void __iomem *pmp_base = port + PORT_PMP + i * PORT_PMP_SIZE;
558
559 writel(0, pmp_base + PORT_PMP_STATUS);
560 writel(0, pmp_base + PORT_PMP_QACTIVE);
561 }
562 }
563
564 static int sil24_init_port(struct ata_port *ap)
565 {
566 void __iomem *port = ap->ioaddr.cmd_addr;
567 u32 tmp;
568
569 /* clear PMP error status */
570 if (ap->nr_pmp_links)
571 sil24_clear_pmp(ap);
572
573 writel(PORT_CS_INIT, port + PORT_CTRL_STAT);
574 ata_wait_register(port + PORT_CTRL_STAT,
575 PORT_CS_INIT, PORT_CS_INIT, 10, 100);
576 tmp = ata_wait_register(port + PORT_CTRL_STAT,
577 PORT_CS_RDY, 0, 10, 100);
578
579 if ((tmp & (PORT_CS_INIT | PORT_CS_RDY)) != PORT_CS_RDY)
580 return -EIO;
581 return 0;
582 }
583
584 static int sil24_exec_polled_cmd(struct ata_port *ap, int pmp,
585 const struct ata_taskfile *tf,
586 int is_cmd, u32 ctrl,
587 unsigned long timeout_msec)
588 {
589 void __iomem *port = ap->ioaddr.cmd_addr;
590 struct sil24_port_priv *pp = ap->private_data;
591 struct sil24_prb *prb = &pp->cmd_block[0].ata.prb;
592 dma_addr_t paddr = pp->cmd_block_dma;
593 u32 irq_enabled, irq_mask, irq_stat;
594 int rc;
595
596 prb->ctrl = cpu_to_le16(ctrl);
597 ata_tf_to_fis(tf, pmp, is_cmd, prb->fis);
598
599 /* temporarily plug completion and error interrupts */
600 irq_enabled = readl(port + PORT_IRQ_ENABLE_SET);
601 writel(PORT_IRQ_COMPLETE | PORT_IRQ_ERROR, port + PORT_IRQ_ENABLE_CLR);
602
603 writel((u32)paddr, port + PORT_CMD_ACTIVATE);
604 writel((u64)paddr >> 32, port + PORT_CMD_ACTIVATE + 4);
605
606 irq_mask = (PORT_IRQ_COMPLETE | PORT_IRQ_ERROR) << PORT_IRQ_RAW_SHIFT;
607 irq_stat = ata_wait_register(port + PORT_IRQ_STAT, irq_mask, 0x0,
608 10, timeout_msec);
609
610 writel(irq_mask, port + PORT_IRQ_STAT); /* clear IRQs */
611 irq_stat >>= PORT_IRQ_RAW_SHIFT;
612
613 if (irq_stat & PORT_IRQ_COMPLETE)
614 rc = 0;
615 else {
616 /* force port into known state */
617 sil24_init_port(ap);
618
619 if (irq_stat & PORT_IRQ_ERROR)
620 rc = -EIO;
621 else
622 rc = -EBUSY;
623 }
624
625 /* restore IRQ enabled */
626 writel(irq_enabled, port + PORT_IRQ_ENABLE_SET);
627
628 return rc;
629 }
630
631 static int sil24_do_softreset(struct ata_link *link, unsigned int *class,
632 int pmp, unsigned long deadline)
633 {
634 struct ata_port *ap = link->ap;
635 unsigned long timeout_msec = 0;
636 struct ata_taskfile tf;
637 const char *reason;
638 int rc;
639
640 DPRINTK("ENTER\n");
641
642 if (ata_link_offline(link)) {
643 DPRINTK("PHY reports no device\n");
644 *class = ATA_DEV_NONE;
645 goto out;
646 }
647
648 /* put the port into known state */
649 if (sil24_init_port(ap)) {
650 reason ="port not ready";
651 goto err;
652 }
653
654 /* do SRST */
655 if (time_after(deadline, jiffies))
656 timeout_msec = jiffies_to_msecs(deadline - jiffies);
657
658 ata_tf_init(link->device, &tf); /* doesn't really matter */
659 rc = sil24_exec_polled_cmd(ap, pmp, &tf, 0, PRB_CTRL_SRST,
660 timeout_msec);
661 if (rc == -EBUSY) {
662 reason = "timeout";
663 goto err;
664 } else if (rc) {
665 reason = "SRST command error";
666 goto err;
667 }
668
669 sil24_read_tf(ap, 0, &tf);
670 *class = ata_dev_classify(&tf);
671
672 if (*class == ATA_DEV_UNKNOWN)
673 *class = ATA_DEV_NONE;
674
675 out:
676 DPRINTK("EXIT, class=%u\n", *class);
677 return 0;
678
679 err:
680 ata_link_printk(link, KERN_ERR, "softreset failed (%s)\n", reason);
681 return -EIO;
682 }
683
684 static int sil24_softreset(struct ata_link *link, unsigned int *class,
685 unsigned long deadline)
686 {
687 return sil24_do_softreset(link, class, SATA_PMP_CTRL_PORT, deadline);
688 }
689
690 static int sil24_hardreset(struct ata_link *link, unsigned int *class,
691 unsigned long deadline)
692 {
693 struct ata_port *ap = link->ap;
694 void __iomem *port = ap->ioaddr.cmd_addr;
695 const char *reason;
696 int tout_msec, rc;
697 u32 tmp;
698
699 /* sil24 does the right thing(tm) without any protection */
700 sata_set_spd(link);
701
702 tout_msec = 100;
703 if (ata_link_online(link))
704 tout_msec = 5000;
705
706 writel(PORT_CS_DEV_RST, port + PORT_CTRL_STAT);
707 tmp = ata_wait_register(port + PORT_CTRL_STAT,
708 PORT_CS_DEV_RST, PORT_CS_DEV_RST, 10, tout_msec);
709
710 /* SStatus oscillates between zero and valid status after
711 * DEV_RST, debounce it.
712 */
713 rc = sata_link_debounce(link, sata_deb_timing_long, deadline);
714 if (rc) {
715 reason = "PHY debouncing failed";
716 goto err;
717 }
718
719 if (tmp & PORT_CS_DEV_RST) {
720 if (ata_link_offline(link))
721 return 0;
722 reason = "link not ready";
723 goto err;
724 }
725
726 /* Sil24 doesn't store signature FIS after hardreset, so we
727 * can't wait for BSY to clear. Some devices take a long time
728 * to get ready and those devices will choke if we don't wait
729 * for BSY clearance here. Tell libata to perform follow-up
730 * softreset.
731 */
732 return -EAGAIN;
733
734 err:
735 ata_link_printk(link, KERN_ERR, "hardreset failed (%s)\n", reason);
736 return -EIO;
737 }
738
739 static inline void sil24_fill_sg(struct ata_queued_cmd *qc,
740 struct sil24_sge *sge)
741 {
742 struct scatterlist *sg;
743
744 ata_for_each_sg(sg, qc) {
745 sge->addr = cpu_to_le64(sg_dma_address(sg));
746 sge->cnt = cpu_to_le32(sg_dma_len(sg));
747 if (ata_sg_is_last(sg, qc))
748 sge->flags = cpu_to_le32(SGE_TRM);
749 else
750 sge->flags = 0;
751 sge++;
752 }
753 }
754
755 static int sil24_qc_defer(struct ata_queued_cmd *qc)
756 {
757 struct ata_link *link = qc->dev->link;
758 struct ata_port *ap = link->ap;
759 u8 prot = qc->tf.protocol;
760 int is_atapi = (prot == ATA_PROT_ATAPI ||
761 prot == ATA_PROT_ATAPI_NODATA ||
762 prot == ATA_PROT_ATAPI_DMA);
763
764 /* ATAPI commands completing with CHECK_SENSE cause various
765 * weird problems if other commands are active. PMP DMA CS
766 * errata doesn't cover all and HSM violation occurs even with
767 * only one other device active. Always run an ATAPI command
768 * by itself.
769 */
770 if (unlikely(ap->excl_link)) {
771 if (link == ap->excl_link) {
772 if (ap->nr_active_links)
773 return ATA_DEFER_PORT;
774 qc->flags |= ATA_QCFLAG_CLEAR_EXCL;
775 } else
776 return ATA_DEFER_PORT;
777 } else if (unlikely(is_atapi)) {
778 ap->excl_link = link;
779 if (ap->nr_active_links)
780 return ATA_DEFER_PORT;
781 qc->flags |= ATA_QCFLAG_CLEAR_EXCL;
782 }
783
784 return ata_std_qc_defer(qc);
785 }
786
787 static void sil24_qc_prep(struct ata_queued_cmd *qc)
788 {
789 struct ata_port *ap = qc->ap;
790 struct sil24_port_priv *pp = ap->private_data;
791 union sil24_cmd_block *cb;
792 struct sil24_prb *prb;
793 struct sil24_sge *sge;
794 u16 ctrl = 0;
795
796 cb = &pp->cmd_block[sil24_tag(qc->tag)];
797
798 switch (qc->tf.protocol) {
799 case ATA_PROT_PIO:
800 case ATA_PROT_DMA:
801 case ATA_PROT_NCQ:
802 case ATA_PROT_NODATA:
803 prb = &cb->ata.prb;
804 sge = cb->ata.sge;
805 break;
806
807 case ATA_PROT_ATAPI:
808 case ATA_PROT_ATAPI_DMA:
809 case ATA_PROT_ATAPI_NODATA:
810 prb = &cb->atapi.prb;
811 sge = cb->atapi.sge;
812 memset(cb->atapi.cdb, 0, 32);
813 memcpy(cb->atapi.cdb, qc->cdb, qc->dev->cdb_len);
814
815 if (qc->tf.protocol != ATA_PROT_ATAPI_NODATA) {
816 if (qc->tf.flags & ATA_TFLAG_WRITE)
817 ctrl = PRB_CTRL_PACKET_WRITE;
818 else
819 ctrl = PRB_CTRL_PACKET_READ;
820 }
821 break;
822
823 default:
824 prb = NULL; /* shut up, gcc */
825 sge = NULL;
826 BUG();
827 }
828
829 prb->ctrl = cpu_to_le16(ctrl);
830 ata_tf_to_fis(&qc->tf, qc->dev->link->pmp, 1, prb->fis);
831
832 if (qc->flags & ATA_QCFLAG_DMAMAP)
833 sil24_fill_sg(qc, sge);
834 }
835
836 static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc)
837 {
838 struct ata_port *ap = qc->ap;
839 struct sil24_port_priv *pp = ap->private_data;
840 void __iomem *port = ap->ioaddr.cmd_addr;
841 unsigned int tag = sil24_tag(qc->tag);
842 dma_addr_t paddr;
843 void __iomem *activate;
844
845 paddr = pp->cmd_block_dma + tag * sizeof(*pp->cmd_block);
846 activate = port + PORT_CMD_ACTIVATE + tag * 8;
847
848 writel((u32)paddr, activate);
849 writel((u64)paddr >> 32, activate + 4);
850
851 return 0;
852 }
853
854 static void sil24_irq_clear(struct ata_port *ap)
855 {
856 /* unused */
857 }
858
859 static void sil24_pmp_attach(struct ata_port *ap)
860 {
861 sil24_config_pmp(ap, 1);
862 sil24_init_port(ap);
863 }
864
865 static void sil24_pmp_detach(struct ata_port *ap)
866 {
867 sil24_init_port(ap);
868 sil24_config_pmp(ap, 0);
869 }
870
871 static int sil24_pmp_read(struct ata_device *dev, int pmp, int reg, u32 *r_val)
872 {
873 struct ata_port *ap = dev->link->ap;
874 struct ata_taskfile tf;
875 int rc;
876
877 sata_pmp_read_init_tf(&tf, dev, pmp, reg);
878 rc = sil24_exec_polled_cmd(ap, SATA_PMP_CTRL_PORT, &tf, 1, 0,
879 SATA_PMP_SCR_TIMEOUT);
880 if (rc == 0) {
881 sil24_read_tf(ap, 0, &tf);
882 *r_val = sata_pmp_read_val(&tf);
883 }
884 return rc;
885 }
886
887 static int sil24_pmp_write(struct ata_device *dev, int pmp, int reg, u32 val)
888 {
889 struct ata_port *ap = dev->link->ap;
890 struct ata_taskfile tf;
891
892 sata_pmp_write_init_tf(&tf, dev, pmp, reg, val);
893 return sil24_exec_polled_cmd(ap, SATA_PMP_CTRL_PORT, &tf, 1, 0,
894 SATA_PMP_SCR_TIMEOUT);
895 }
896
897 static int sil24_pmp_softreset(struct ata_link *link, unsigned int *class,
898 unsigned long deadline)
899 {
900 return sil24_do_softreset(link, class, link->pmp, deadline);
901 }
902
903 static int sil24_pmp_hardreset(struct ata_link *link, unsigned int *class,
904 unsigned long deadline)
905 {
906 int rc;
907
908 rc = sil24_init_port(link->ap);
909 if (rc) {
910 ata_link_printk(link, KERN_ERR,
911 "hardreset failed (port not ready)\n");
912 return rc;
913 }
914
915 return sata_pmp_std_hardreset(link, class, deadline);
916 }
917
918 static void sil24_freeze(struct ata_port *ap)
919 {
920 void __iomem *port = ap->ioaddr.cmd_addr;
921
922 /* Port-wide IRQ mask in HOST_CTRL doesn't really work, clear
923 * PORT_IRQ_ENABLE instead.
924 */
925 writel(0xffff, port + PORT_IRQ_ENABLE_CLR);
926 }
927
928 static void sil24_thaw(struct ata_port *ap)
929 {
930 void __iomem *port = ap->ioaddr.cmd_addr;
931 u32 tmp;
932
933 /* clear IRQ */
934 tmp = readl(port + PORT_IRQ_STAT);
935 writel(tmp, port + PORT_IRQ_STAT);
936
937 /* turn IRQ back on */
938 writel(DEF_PORT_IRQ, port + PORT_IRQ_ENABLE_SET);
939 }
940
941 static void sil24_error_intr(struct ata_port *ap)
942 {
943 void __iomem *port = ap->ioaddr.cmd_addr;
944 struct sil24_port_priv *pp = ap->private_data;
945 struct ata_queued_cmd *qc = NULL;
946 struct ata_link *link;
947 struct ata_eh_info *ehi;
948 int abort = 0, freeze = 0;
949 u32 irq_stat;
950
951 /* on error, we need to clear IRQ explicitly */
952 irq_stat = readl(port + PORT_IRQ_STAT);
953 writel(irq_stat, port + PORT_IRQ_STAT);
954
955 /* first, analyze and record host port events */
956 link = &ap->link;
957 ehi = &link->eh_info;
958 ata_ehi_clear_desc(ehi);
959
960 ata_ehi_push_desc(ehi, "irq_stat 0x%08x", irq_stat);
961
962 if (irq_stat & PORT_IRQ_SDB_NOTIFY) {
963 ata_ehi_push_desc(ehi, "SDB notify");
964 sata_async_notification(ap);
965 }
966
967 if (irq_stat & (PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG)) {
968 ata_ehi_hotplugged(ehi);
969 ata_ehi_push_desc(ehi, "%s",
970 irq_stat & PORT_IRQ_PHYRDY_CHG ?
971 "PHY RDY changed" : "device exchanged");
972 freeze = 1;
973 }
974
975 if (irq_stat & PORT_IRQ_UNK_FIS) {
976 ehi->err_mask |= AC_ERR_HSM;
977 ehi->action |= ATA_EH_SOFTRESET;
978 ata_ehi_push_desc(ehi, "unknown FIS");
979 freeze = 1;
980 }
981
982 /* deal with command error */
983 if (irq_stat & PORT_IRQ_ERROR) {
984 struct sil24_cerr_info *ci = NULL;
985 unsigned int err_mask = 0, action = 0;
986 u32 context, cerr;
987 int pmp;
988
989 abort = 1;
990
991 /* DMA Context Switch Failure in Port Multiplier Mode
992 * errata. If we have active commands to 3 or more
993 * devices, any error condition on active devices can
994 * corrupt DMA context switching.
995 */
996 if (ap->nr_active_links >= 3) {
997 ehi->err_mask |= AC_ERR_OTHER;
998 ehi->action |= ATA_EH_HARDRESET;
999 ata_ehi_push_desc(ehi, "PMP DMA CS errata");
1000 freeze = 1;
1001 }
1002
1003 /* find out the offending link and qc */
1004 if (ap->nr_pmp_links) {
1005 context = readl(port + PORT_CONTEXT);
1006 pmp = (context >> 5) & 0xf;
1007
1008 if (pmp < ap->nr_pmp_links) {
1009 link = &ap->pmp_link[pmp];
1010 ehi = &link->eh_info;
1011 qc = ata_qc_from_tag(ap, link->active_tag);
1012
1013 ata_ehi_clear_desc(ehi);
1014 ata_ehi_push_desc(ehi, "irq_stat 0x%08x",
1015 irq_stat);
1016 } else {
1017 err_mask |= AC_ERR_HSM;
1018 action |= ATA_EH_HARDRESET;
1019 freeze = 1;
1020 }
1021 } else
1022 qc = ata_qc_from_tag(ap, link->active_tag);
1023
1024 /* analyze CMD_ERR */
1025 cerr = readl(port + PORT_CMD_ERR);
1026 if (cerr < ARRAY_SIZE(sil24_cerr_db))
1027 ci = &sil24_cerr_db[cerr];
1028
1029 if (ci && ci->desc) {
1030 err_mask |= ci->err_mask;
1031 action |= ci->action;
1032 ata_ehi_push_desc(ehi, "%s", ci->desc);
1033 } else {
1034 err_mask |= AC_ERR_OTHER;
1035 action |= ATA_EH_SOFTRESET;
1036 ata_ehi_push_desc(ehi, "unknown command error %d",
1037 cerr);
1038 }
1039
1040 /* record error info */
1041 if (qc) {
1042 sil24_read_tf(ap, qc->tag, &pp->tf);
1043 qc->err_mask |= err_mask;
1044 } else
1045 ehi->err_mask |= err_mask;
1046
1047 ehi->action |= action;
1048
1049 /* if PMP, resume */
1050 if (ap->nr_pmp_links)
1051 writel(PORT_CS_PMP_RESUME, port + PORT_CTRL_STAT);
1052 }
1053
1054 /* freeze or abort */
1055 if (freeze)
1056 ata_port_freeze(ap);
1057 else if (abort) {
1058 if (qc)
1059 ata_link_abort(qc->dev->link);
1060 else
1061 ata_port_abort(ap);
1062 }
1063 }
1064
1065 static void sil24_finish_qc(struct ata_queued_cmd *qc)
1066 {
1067 struct ata_port *ap = qc->ap;
1068 struct sil24_port_priv *pp = ap->private_data;
1069
1070 if (qc->flags & ATA_QCFLAG_RESULT_TF)
1071 sil24_read_tf(ap, qc->tag, &pp->tf);
1072 }
1073
1074 static inline void sil24_host_intr(struct ata_port *ap)
1075 {
1076 void __iomem *port = ap->ioaddr.cmd_addr;
1077 u32 slot_stat, qc_active;
1078 int rc;
1079
1080 /* If PCIX_IRQ_WOC, there's an inherent race window between
1081 * clearing IRQ pending status and reading PORT_SLOT_STAT
1082 * which may cause spurious interrupts afterwards. This is
1083 * unavoidable and much better than losing interrupts which
1084 * happens if IRQ pending is cleared after reading
1085 * PORT_SLOT_STAT.
1086 */
1087 if (ap->flags & SIL24_FLAG_PCIX_IRQ_WOC)
1088 writel(PORT_IRQ_COMPLETE, port + PORT_IRQ_STAT);
1089
1090 slot_stat = readl(port + PORT_SLOT_STAT);
1091
1092 if (unlikely(slot_stat & HOST_SSTAT_ATTN)) {
1093 sil24_error_intr(ap);
1094 return;
1095 }
1096
1097 qc_active = slot_stat & ~HOST_SSTAT_ATTN;
1098 rc = ata_qc_complete_multiple(ap, qc_active, sil24_finish_qc);
1099 if (rc > 0)
1100 return;
1101 if (rc < 0) {
1102 struct ata_eh_info *ehi = &ap->link.eh_info;
1103 ehi->err_mask |= AC_ERR_HSM;
1104 ehi->action |= ATA_EH_SOFTRESET;
1105 ata_port_freeze(ap);
1106 return;
1107 }
1108
1109 /* spurious interrupts are expected if PCIX_IRQ_WOC */
1110 if (!(ap->flags & SIL24_FLAG_PCIX_IRQ_WOC) && ata_ratelimit())
1111 ata_port_printk(ap, KERN_INFO, "spurious interrupt "
1112 "(slot_stat 0x%x active_tag %d sactive 0x%x)\n",
1113 slot_stat, ap->link.active_tag, ap->link.sactive);
1114 }
1115
1116 static irqreturn_t sil24_interrupt(int irq, void *dev_instance)
1117 {
1118 struct ata_host *host = dev_instance;
1119 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
1120 unsigned handled = 0;
1121 u32 status;
1122 int i;
1123
1124 status = readl(host_base + HOST_IRQ_STAT);
1125
1126 if (status == 0xffffffff) {
1127 printk(KERN_ERR DRV_NAME ": IRQ status == 0xffffffff, "
1128 "PCI fault or device removal?\n");
1129 goto out;
1130 }
1131
1132 if (!(status & IRQ_STAT_4PORTS))
1133 goto out;
1134
1135 spin_lock(&host->lock);
1136
1137 for (i = 0; i < host->n_ports; i++)
1138 if (status & (1 << i)) {
1139 struct ata_port *ap = host->ports[i];
1140 if (ap && !(ap->flags & ATA_FLAG_DISABLED)) {
1141 sil24_host_intr(ap);
1142 handled++;
1143 } else
1144 printk(KERN_ERR DRV_NAME
1145 ": interrupt from disabled port %d\n", i);
1146 }
1147
1148 spin_unlock(&host->lock);
1149 out:
1150 return IRQ_RETVAL(handled);
1151 }
1152
1153 static void sil24_error_handler(struct ata_port *ap)
1154 {
1155 if (sil24_init_port(ap))
1156 ata_eh_freeze_port(ap);
1157
1158 /* perform recovery */
1159 sata_pmp_do_eh(ap, ata_std_prereset, sil24_softreset, sil24_hardreset,
1160 ata_std_postreset, sata_pmp_std_prereset,
1161 sil24_pmp_softreset, sil24_pmp_hardreset,
1162 sata_pmp_std_postreset);
1163 }
1164
1165 static void sil24_post_internal_cmd(struct ata_queued_cmd *qc)
1166 {
1167 struct ata_port *ap = qc->ap;
1168
1169 /* make DMA engine forget about the failed command */
1170 if ((qc->flags & ATA_QCFLAG_FAILED) && sil24_init_port(ap))
1171 ata_eh_freeze_port(ap);
1172 }
1173
1174 static int sil24_port_start(struct ata_port *ap)
1175 {
1176 struct device *dev = ap->host->dev;
1177 struct sil24_port_priv *pp;
1178 union sil24_cmd_block *cb;
1179 size_t cb_size = sizeof(*cb) * SIL24_MAX_CMDS;
1180 dma_addr_t cb_dma;
1181 int rc;
1182
1183 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
1184 if (!pp)
1185 return -ENOMEM;
1186
1187 pp->tf.command = ATA_DRDY;
1188
1189 cb = dmam_alloc_coherent(dev, cb_size, &cb_dma, GFP_KERNEL);
1190 if (!cb)
1191 return -ENOMEM;
1192 memset(cb, 0, cb_size);
1193
1194 rc = ata_pad_alloc(ap, dev);
1195 if (rc)
1196 return rc;
1197
1198 pp->cmd_block = cb;
1199 pp->cmd_block_dma = cb_dma;
1200
1201 ap->private_data = pp;
1202
1203 return 0;
1204 }
1205
1206 static void sil24_init_controller(struct ata_host *host)
1207 {
1208 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
1209 void __iomem *port_base = host->iomap[SIL24_PORT_BAR];
1210 u32 tmp;
1211 int i;
1212
1213 /* GPIO off */
1214 writel(0, host_base + HOST_FLASH_CMD);
1215
1216 /* clear global reset & mask interrupts during initialization */
1217 writel(0, host_base + HOST_CTRL);
1218
1219 /* init ports */
1220 for (i = 0; i < host->n_ports; i++) {
1221 void __iomem *port = port_base + i * PORT_REGS_SIZE;
1222
1223 /* Initial PHY setting */
1224 writel(0x20c, port + PORT_PHY_CFG);
1225
1226 /* Clear port RST */
1227 tmp = readl(port + PORT_CTRL_STAT);
1228 if (tmp & PORT_CS_PORT_RST) {
1229 writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR);
1230 tmp = ata_wait_register(port + PORT_CTRL_STAT,
1231 PORT_CS_PORT_RST,
1232 PORT_CS_PORT_RST, 10, 100);
1233 if (tmp & PORT_CS_PORT_RST)
1234 dev_printk(KERN_ERR, host->dev,
1235 "failed to clear port RST\n");
1236 }
1237
1238 /* Configure IRQ WoC */
1239 if (host->ports[0]->flags & SIL24_FLAG_PCIX_IRQ_WOC)
1240 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_STAT);
1241 else
1242 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_CLR);
1243
1244 /* Zero error counters. */
1245 writel(0x8000, port + PORT_DECODE_ERR_THRESH);
1246 writel(0x8000, port + PORT_CRC_ERR_THRESH);
1247 writel(0x8000, port + PORT_HSHK_ERR_THRESH);
1248 writel(0x0000, port + PORT_DECODE_ERR_CNT);
1249 writel(0x0000, port + PORT_CRC_ERR_CNT);
1250 writel(0x0000, port + PORT_HSHK_ERR_CNT);
1251
1252 /* Always use 64bit activation */
1253 writel(PORT_CS_32BIT_ACTV, port + PORT_CTRL_CLR);
1254
1255 /* Clear port multiplier enable and resume bits */
1256 writel(PORT_CS_PMP_EN | PORT_CS_PMP_RESUME,
1257 port + PORT_CTRL_CLR);
1258 }
1259
1260 /* Turn on interrupts */
1261 writel(IRQ_STAT_4PORTS, host_base + HOST_CTRL);
1262 }
1263
1264 static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1265 {
1266 static int printed_version = 0;
1267 struct ata_port_info pi = sil24_port_info[ent->driver_data];
1268 const struct ata_port_info *ppi[] = { &pi, NULL };
1269 void __iomem * const *iomap;
1270 struct ata_host *host;
1271 int i, rc;
1272 u32 tmp;
1273
1274 if (!printed_version++)
1275 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
1276
1277 /* acquire resources */
1278 rc = pcim_enable_device(pdev);
1279 if (rc)
1280 return rc;
1281
1282 rc = pcim_iomap_regions(pdev,
1283 (1 << SIL24_HOST_BAR) | (1 << SIL24_PORT_BAR),
1284 DRV_NAME);
1285 if (rc)
1286 return rc;
1287 iomap = pcim_iomap_table(pdev);
1288
1289 /* apply workaround for completion IRQ loss on PCI-X errata */
1290 if (pi.flags & SIL24_FLAG_PCIX_IRQ_WOC) {
1291 tmp = readl(iomap[SIL24_HOST_BAR] + HOST_CTRL);
1292 if (tmp & (HOST_CTRL_TRDY | HOST_CTRL_STOP | HOST_CTRL_DEVSEL))
1293 dev_printk(KERN_INFO, &pdev->dev,
1294 "Applying completion IRQ loss on PCI-X "
1295 "errata fix\n");
1296 else
1297 pi.flags &= ~SIL24_FLAG_PCIX_IRQ_WOC;
1298 }
1299
1300 /* allocate and fill host */
1301 host = ata_host_alloc_pinfo(&pdev->dev, ppi,
1302 SIL24_FLAG2NPORTS(ppi[0]->flags));
1303 if (!host)
1304 return -ENOMEM;
1305 host->iomap = iomap;
1306
1307 for (i = 0; i < host->n_ports; i++) {
1308 struct ata_port *ap = host->ports[i];
1309 size_t offset = ap->port_no * PORT_REGS_SIZE;
1310 void __iomem *port = iomap[SIL24_PORT_BAR] + offset;
1311
1312 host->ports[i]->ioaddr.cmd_addr = port;
1313 host->ports[i]->ioaddr.scr_addr = port + PORT_SCONTROL;
1314
1315 ata_port_pbar_desc(ap, SIL24_HOST_BAR, -1, "host");
1316 ata_port_pbar_desc(ap, SIL24_PORT_BAR, offset, "port");
1317 }
1318
1319 /* configure and activate the device */
1320 if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK)) {
1321 rc = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
1322 if (rc) {
1323 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1324 if (rc) {
1325 dev_printk(KERN_ERR, &pdev->dev,
1326 "64-bit DMA enable failed\n");
1327 return rc;
1328 }
1329 }
1330 } else {
1331 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1332 if (rc) {
1333 dev_printk(KERN_ERR, &pdev->dev,
1334 "32-bit DMA enable failed\n");
1335 return rc;
1336 }
1337 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1338 if (rc) {
1339 dev_printk(KERN_ERR, &pdev->dev,
1340 "32-bit consistent DMA enable failed\n");
1341 return rc;
1342 }
1343 }
1344
1345 sil24_init_controller(host);
1346
1347 pci_set_master(pdev);
1348 return ata_host_activate(host, pdev->irq, sil24_interrupt, IRQF_SHARED,
1349 &sil24_sht);
1350 }
1351
1352 #ifdef CONFIG_PM
1353 static int sil24_pci_device_resume(struct pci_dev *pdev)
1354 {
1355 struct ata_host *host = dev_get_drvdata(&pdev->dev);
1356 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
1357 int rc;
1358
1359 rc = ata_pci_device_do_resume(pdev);
1360 if (rc)
1361 return rc;
1362
1363 if (pdev->dev.power.power_state.event == PM_EVENT_SUSPEND)
1364 writel(HOST_CTRL_GLOBAL_RST, host_base + HOST_CTRL);
1365
1366 sil24_init_controller(host);
1367
1368 ata_host_resume(host);
1369
1370 return 0;
1371 }
1372
1373 static int sil24_port_resume(struct ata_port *ap)
1374 {
1375 sil24_config_pmp(ap, ap->nr_pmp_links);
1376 return 0;
1377 }
1378 #endif
1379
1380 static int __init sil24_init(void)
1381 {
1382 return pci_register_driver(&sil24_pci_driver);
1383 }
1384
1385 static void __exit sil24_exit(void)
1386 {
1387 pci_unregister_driver(&sil24_pci_driver);
1388 }
1389
1390 MODULE_AUTHOR("Tejun Heo");
1391 MODULE_DESCRIPTION("Silicon Image 3124/3132 SATA low-level driver");
1392 MODULE_LICENSE("GPL");
1393 MODULE_DEVICE_TABLE(pci, sil24_pci_tbl);
1394
1395 module_init(sil24_init);
1396 module_exit(sil24_exit);
Linux kernel - Deliverables
This page took 0.063534 seconds and 6 git commands to generate.