projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'upstream-linus' of master.kernel.org:/pub/scm/linux/kernel/git/jgarzik...
[deliverable/linux.git] / drivers / ata / sata_sil24.c
1 /*
2 * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers
3 *
4 * Copyright 2005 Tejun Heo
5 *
6 * Based on preview driver from Silicon Image.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2, or (at your option) any
11 * later version.
12 *
13 * This program is distributed in the hope that it will be useful, but
14 * WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * General Public License for more details.
17 *
18 */
19
20 #include <linux/kernel.h>
21 #include <linux/module.h>
22 #include <linux/pci.h>
23 #include <linux/blkdev.h>
24 #include <linux/delay.h>
25 #include <linux/interrupt.h>
26 #include <linux/dma-mapping.h>
27 #include <linux/device.h>
28 #include <scsi/scsi_host.h>
29 #include <scsi/scsi_cmnd.h>
30 #include <linux/libata.h>
31
32 #define DRV_NAME "sata_sil24"
33 #define DRV_VERSION "0.8"
34
35 /*
36 * Port request block (PRB) 32 bytes
37 */
38 struct sil24_prb {
39 __le16 ctrl;
40 __le16 prot;
41 __le32 rx_cnt;
42 u8 fis[6 * 4];
43 };
44
45 /*
46 * Scatter gather entry (SGE) 16 bytes
47 */
48 struct sil24_sge {
49 __le64 addr;
50 __le32 cnt;
51 __le32 flags;
52 };
53
54 /*
55 * Port multiplier
56 */
57 struct sil24_port_multiplier {
58 __le32 diag;
59 __le32 sactive;
60 };
61
62 enum {
63 SIL24_HOST_BAR = 0,
64 SIL24_PORT_BAR = 2,
65
66 /*
67 * Global controller registers (128 bytes @ BAR0)
68 */
69 /* 32 bit regs */
70 HOST_SLOT_STAT = 0x00, /* 32 bit slot stat * 4 */
71 HOST_CTRL = 0x40,
72 HOST_IRQ_STAT = 0x44,
73 HOST_PHY_CFG = 0x48,
74 HOST_BIST_CTRL = 0x50,
75 HOST_BIST_PTRN = 0x54,
76 HOST_BIST_STAT = 0x58,
77 HOST_MEM_BIST_STAT = 0x5c,
78 HOST_FLASH_CMD = 0x70,
79 /* 8 bit regs */
80 HOST_FLASH_DATA = 0x74,
81 HOST_TRANSITION_DETECT = 0x75,
82 HOST_GPIO_CTRL = 0x76,
83 HOST_I2C_ADDR = 0x78, /* 32 bit */
84 HOST_I2C_DATA = 0x7c,
85 HOST_I2C_XFER_CNT = 0x7e,
86 HOST_I2C_CTRL = 0x7f,
87
88 /* HOST_SLOT_STAT bits */
89 HOST_SSTAT_ATTN = (1 << 31),
90
91 /* HOST_CTRL bits */
92 HOST_CTRL_M66EN = (1 << 16), /* M66EN PCI bus signal */
93 HOST_CTRL_TRDY = (1 << 17), /* latched PCI TRDY */
94 HOST_CTRL_STOP = (1 << 18), /* latched PCI STOP */
95 HOST_CTRL_DEVSEL = (1 << 19), /* latched PCI DEVSEL */
96 HOST_CTRL_REQ64 = (1 << 20), /* latched PCI REQ64 */
97 HOST_CTRL_GLOBAL_RST = (1 << 31), /* global reset */
98
99 /*
100 * Port registers
101 * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2)
102 */
103 PORT_REGS_SIZE = 0x2000,
104
105 PORT_LRAM = 0x0000, /* 31 LRAM slots and PMP regs */
106 PORT_LRAM_SLOT_SZ = 0x0080, /* 32 bytes PRB + 2 SGE, ACT... */
107
108 PORT_PMP = 0x0f80, /* 8 bytes PMP * 16 (128 bytes) */
109 PORT_PMP_STATUS = 0x0000, /* port device status offset */
110 PORT_PMP_QACTIVE = 0x0004, /* port device QActive offset */
111 PORT_PMP_SIZE = 0x0008, /* 8 bytes per PMP */
112
113 /* 32 bit regs */
114 PORT_CTRL_STAT = 0x1000, /* write: ctrl-set, read: stat */
115 PORT_CTRL_CLR = 0x1004, /* write: ctrl-clear */
116 PORT_IRQ_STAT = 0x1008, /* high: status, low: interrupt */
117 PORT_IRQ_ENABLE_SET = 0x1010, /* write: enable-set */
118 PORT_IRQ_ENABLE_CLR = 0x1014, /* write: enable-clear */
119 PORT_ACTIVATE_UPPER_ADDR= 0x101c,
120 PORT_EXEC_FIFO = 0x1020, /* command execution fifo */
121 PORT_CMD_ERR = 0x1024, /* command error number */
122 PORT_FIS_CFG = 0x1028,
123 PORT_FIFO_THRES = 0x102c,
124 /* 16 bit regs */
125 PORT_DECODE_ERR_CNT = 0x1040,
126 PORT_DECODE_ERR_THRESH = 0x1042,
127 PORT_CRC_ERR_CNT = 0x1044,
128 PORT_CRC_ERR_THRESH = 0x1046,
129 PORT_HSHK_ERR_CNT = 0x1048,
130 PORT_HSHK_ERR_THRESH = 0x104a,
131 /* 32 bit regs */
132 PORT_PHY_CFG = 0x1050,
133 PORT_SLOT_STAT = 0x1800,
134 PORT_CMD_ACTIVATE = 0x1c00, /* 64 bit cmd activate * 31 (248 bytes) */
135 PORT_CONTEXT = 0x1e04,
136 PORT_EXEC_DIAG = 0x1e00, /* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */
137 PORT_PSD_DIAG = 0x1e40, /* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */
138 PORT_SCONTROL = 0x1f00,
139 PORT_SSTATUS = 0x1f04,
140 PORT_SERROR = 0x1f08,
141 PORT_SACTIVE = 0x1f0c,
142
143 /* PORT_CTRL_STAT bits */
144 PORT_CS_PORT_RST = (1 << 0), /* port reset */
145 PORT_CS_DEV_RST = (1 << 1), /* device reset */
146 PORT_CS_INIT = (1 << 2), /* port initialize */
147 PORT_CS_IRQ_WOC = (1 << 3), /* interrupt write one to clear */
148 PORT_CS_CDB16 = (1 << 5), /* 0=12b cdb, 1=16b cdb */
149 PORT_CS_PMP_RESUME = (1 << 6), /* PMP resume */
150 PORT_CS_32BIT_ACTV = (1 << 10), /* 32-bit activation */
151 PORT_CS_PMP_EN = (1 << 13), /* port multiplier enable */
152 PORT_CS_RDY = (1 << 31), /* port ready to accept commands */
153
154 /* PORT_IRQ_STAT/ENABLE_SET/CLR */
155 /* bits[11:0] are masked */
156 PORT_IRQ_COMPLETE = (1 << 0), /* command(s) completed */
157 PORT_IRQ_ERROR = (1 << 1), /* command execution error */
158 PORT_IRQ_PORTRDY_CHG = (1 << 2), /* port ready change */
159 PORT_IRQ_PWR_CHG = (1 << 3), /* power management change */
160 PORT_IRQ_PHYRDY_CHG = (1 << 4), /* PHY ready change */
161 PORT_IRQ_COMWAKE = (1 << 5), /* COMWAKE received */
162 PORT_IRQ_UNK_FIS = (1 << 6), /* unknown FIS received */
163 PORT_IRQ_DEV_XCHG = (1 << 7), /* device exchanged */
164 PORT_IRQ_8B10B = (1 << 8), /* 8b/10b decode error threshold */
165 PORT_IRQ_CRC = (1 << 9), /* CRC error threshold */
166 PORT_IRQ_HANDSHAKE = (1 << 10), /* handshake error threshold */
167 PORT_IRQ_SDB_NOTIFY = (1 << 11), /* SDB notify received */
168
169 DEF_PORT_IRQ = PORT_IRQ_COMPLETE | PORT_IRQ_ERROR |
170 PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG |
171 PORT_IRQ_UNK_FIS,
172
173 /* bits[27:16] are unmasked (raw) */
174 PORT_IRQ_RAW_SHIFT = 16,
175 PORT_IRQ_MASKED_MASK = 0x7ff,
176 PORT_IRQ_RAW_MASK = (0x7ff << PORT_IRQ_RAW_SHIFT),
177
178 /* ENABLE_SET/CLR specific, intr steering - 2 bit field */
179 PORT_IRQ_STEER_SHIFT = 30,
180 PORT_IRQ_STEER_MASK = (3 << PORT_IRQ_STEER_SHIFT),
181
182 /* PORT_CMD_ERR constants */
183 PORT_CERR_DEV = 1, /* Error bit in D2H Register FIS */
184 PORT_CERR_SDB = 2, /* Error bit in SDB FIS */
185 PORT_CERR_DATA = 3, /* Error in data FIS not detected by dev */
186 PORT_CERR_SEND = 4, /* Initial cmd FIS transmission failure */
187 PORT_CERR_INCONSISTENT = 5, /* Protocol mismatch */
188 PORT_CERR_DIRECTION = 6, /* Data direction mismatch */
189 PORT_CERR_UNDERRUN = 7, /* Ran out of SGEs while writing */
190 PORT_CERR_OVERRUN = 8, /* Ran out of SGEs while reading */
191 PORT_CERR_PKT_PROT = 11, /* DIR invalid in 1st PIO setup of ATAPI */
192 PORT_CERR_SGT_BOUNDARY = 16, /* PLD ecode 00 - SGT not on qword boundary */
193 PORT_CERR_SGT_TGTABRT = 17, /* PLD ecode 01 - target abort */
194 PORT_CERR_SGT_MSTABRT = 18, /* PLD ecode 10 - master abort */
195 PORT_CERR_SGT_PCIPERR = 19, /* PLD ecode 11 - PCI parity err while fetching SGT */
196 PORT_CERR_CMD_BOUNDARY = 24, /* ctrl[15:13] 001 - PRB not on qword boundary */
197 PORT_CERR_CMD_TGTABRT = 25, /* ctrl[15:13] 010 - target abort */
198 PORT_CERR_CMD_MSTABRT = 26, /* ctrl[15:13] 100 - master abort */
199 PORT_CERR_CMD_PCIPERR = 27, /* ctrl[15:13] 110 - PCI parity err while fetching PRB */
200 PORT_CERR_XFR_UNDEF = 32, /* PSD ecode 00 - undefined */
201 PORT_CERR_XFR_TGTABRT = 33, /* PSD ecode 01 - target abort */
202 PORT_CERR_XFR_MSTABRT = 34, /* PSD ecode 10 - master abort */
203 PORT_CERR_XFR_PCIPERR = 35, /* PSD ecode 11 - PCI prity err during transfer */
204 PORT_CERR_SENDSERVICE = 36, /* FIS received while sending service */
205
206 /* bits of PRB control field */
207 PRB_CTRL_PROTOCOL = (1 << 0), /* override def. ATA protocol */
208 PRB_CTRL_PACKET_READ = (1 << 4), /* PACKET cmd read */
209 PRB_CTRL_PACKET_WRITE = (1 << 5), /* PACKET cmd write */
210 PRB_CTRL_NIEN = (1 << 6), /* Mask completion irq */
211 PRB_CTRL_SRST = (1 << 7), /* Soft reset request (ign BSY?) */
212
213 /* PRB protocol field */
214 PRB_PROT_PACKET = (1 << 0),
215 PRB_PROT_TCQ = (1 << 1),
216 PRB_PROT_NCQ = (1 << 2),
217 PRB_PROT_READ = (1 << 3),
218 PRB_PROT_WRITE = (1 << 4),
219 PRB_PROT_TRANSPARENT = (1 << 5),
220
221 /*
222 * Other constants
223 */
224 SGE_TRM = (1 << 31), /* Last SGE in chain */
225 SGE_LNK = (1 << 30), /* linked list
226 Points to SGT, not SGE */
227 SGE_DRD = (1 << 29), /* discard data read (/dev/null)
228 data address ignored */
229
230 SIL24_MAX_CMDS = 31,
231
232 /* board id */
233 BID_SIL3124 = 0,
234 BID_SIL3132 = 1,
235 BID_SIL3131 = 2,
236
237 /* host flags */
238 SIL24_COMMON_FLAGS = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
239 ATA_FLAG_MMIO | ATA_FLAG_PIO_DMA |
240 ATA_FLAG_NCQ | ATA_FLAG_SKIP_D2H_BSY,
241 SIL24_FLAG_PCIX_IRQ_WOC = (1 << 24), /* IRQ loss errata on PCI-X */
242
243 IRQ_STAT_4PORTS = 0xf,
244 };
245
246 struct sil24_ata_block {
247 struct sil24_prb prb;
248 struct sil24_sge sge[LIBATA_MAX_PRD];
249 };
250
251 struct sil24_atapi_block {
252 struct sil24_prb prb;
253 u8 cdb[16];
254 struct sil24_sge sge[LIBATA_MAX_PRD - 1];
255 };
256
257 union sil24_cmd_block {
258 struct sil24_ata_block ata;
259 struct sil24_atapi_block atapi;
260 };
261
262 static struct sil24_cerr_info {
263 unsigned int err_mask, action;
264 const char *desc;
265 } sil24_cerr_db[] = {
266 [0] = { AC_ERR_DEV, ATA_EH_REVALIDATE,
267 "device error" },
268 [PORT_CERR_DEV] = { AC_ERR_DEV, ATA_EH_REVALIDATE,
269 "device error via D2H FIS" },
270 [PORT_CERR_SDB] = { AC_ERR_DEV, ATA_EH_REVALIDATE,
271 "device error via SDB FIS" },
272 [PORT_CERR_DATA] = { AC_ERR_ATA_BUS, ATA_EH_SOFTRESET,
273 "error in data FIS" },
274 [PORT_CERR_SEND] = { AC_ERR_ATA_BUS, ATA_EH_SOFTRESET,
275 "failed to transmit command FIS" },
276 [PORT_CERR_INCONSISTENT] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
277 "protocol mismatch" },
278 [PORT_CERR_DIRECTION] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
279 "data directon mismatch" },
280 [PORT_CERR_UNDERRUN] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
281 "ran out of SGEs while writing" },
282 [PORT_CERR_OVERRUN] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
283 "ran out of SGEs while reading" },
284 [PORT_CERR_PKT_PROT] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
285 "invalid data directon for ATAPI CDB" },
286 [PORT_CERR_SGT_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_SOFTRESET,
287 "SGT no on qword boundary" },
288 [PORT_CERR_SGT_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
289 "PCI target abort while fetching SGT" },
290 [PORT_CERR_SGT_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
291 "PCI master abort while fetching SGT" },
292 [PORT_CERR_SGT_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
293 "PCI parity error while fetching SGT" },
294 [PORT_CERR_CMD_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_SOFTRESET,
295 "PRB not on qword boundary" },
296 [PORT_CERR_CMD_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
297 "PCI target abort while fetching PRB" },
298 [PORT_CERR_CMD_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
299 "PCI master abort while fetching PRB" },
300 [PORT_CERR_CMD_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
301 "PCI parity error while fetching PRB" },
302 [PORT_CERR_XFR_UNDEF] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
303 "undefined error while transferring data" },
304 [PORT_CERR_XFR_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
305 "PCI target abort while transferring data" },
306 [PORT_CERR_XFR_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
307 "PCI master abort while transferring data" },
308 [PORT_CERR_XFR_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
309 "PCI parity error while transferring data" },
310 [PORT_CERR_SENDSERVICE] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
311 "FIS received while sending service FIS" },
312 };
313
314 /*
315 * ap->private_data
316 *
317 * The preview driver always returned 0 for status. We emulate it
318 * here from the previous interrupt.
319 */
320 struct sil24_port_priv {
321 union sil24_cmd_block *cmd_block; /* 32 cmd blocks */
322 dma_addr_t cmd_block_dma; /* DMA base addr for them */
323 struct ata_taskfile tf; /* Cached taskfile registers */
324 };
325
326 static void sil24_dev_config(struct ata_device *dev);
327 static u8 sil24_check_status(struct ata_port *ap);
328 static u32 sil24_scr_read(struct ata_port *ap, unsigned sc_reg);
329 static void sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val);
330 static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf);
331 static void sil24_qc_prep(struct ata_queued_cmd *qc);
332 static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc);
333 static void sil24_irq_clear(struct ata_port *ap);
334 static void sil24_freeze(struct ata_port *ap);
335 static void sil24_thaw(struct ata_port *ap);
336 static void sil24_error_handler(struct ata_port *ap);
337 static void sil24_post_internal_cmd(struct ata_queued_cmd *qc);
338 static int sil24_port_start(struct ata_port *ap);
339 static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
340 #ifdef CONFIG_PM
341 static int sil24_pci_device_resume(struct pci_dev *pdev);
342 #endif
343
344 static const struct pci_device_id sil24_pci_tbl[] = {
345 { PCI_VDEVICE(CMD, 0x3124), BID_SIL3124 },
346 { PCI_VDEVICE(INTEL, 0x3124), BID_SIL3124 },
347 { PCI_VDEVICE(CMD, 0x3132), BID_SIL3132 },
348 { PCI_VDEVICE(CMD, 0x0242), BID_SIL3132 },
349 { PCI_VDEVICE(CMD, 0x3131), BID_SIL3131 },
350 { PCI_VDEVICE(CMD, 0x3531), BID_SIL3131 },
351
352 { } /* terminate list */
353 };
354
355 static struct pci_driver sil24_pci_driver = {
356 .name = DRV_NAME,
357 .id_table = sil24_pci_tbl,
358 .probe = sil24_init_one,
359 .remove = ata_pci_remove_one,
360 #ifdef CONFIG_PM
361 .suspend = ata_pci_device_suspend,
362 .resume = sil24_pci_device_resume,
363 #endif
364 };
365
366 static struct scsi_host_template sil24_sht = {
367 .module = THIS_MODULE,
368 .name = DRV_NAME,
369 .ioctl = ata_scsi_ioctl,
370 .queuecommand = ata_scsi_queuecmd,
371 .change_queue_depth = ata_scsi_change_queue_depth,
372 .can_queue = SIL24_MAX_CMDS,
373 .this_id = ATA_SHT_THIS_ID,
374 .sg_tablesize = LIBATA_MAX_PRD,
375 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
376 .emulated = ATA_SHT_EMULATED,
377 .use_clustering = ATA_SHT_USE_CLUSTERING,
378 .proc_name = DRV_NAME,
379 .dma_boundary = ATA_DMA_BOUNDARY,
380 .slave_configure = ata_scsi_slave_config,
381 .slave_destroy = ata_scsi_slave_destroy,
382 .bios_param = ata_std_bios_param,
383 };
384
385 static const struct ata_port_operations sil24_ops = {
386 .port_disable = ata_port_disable,
387
388 .dev_config = sil24_dev_config,
389
390 .check_status = sil24_check_status,
391 .check_altstatus = sil24_check_status,
392 .dev_select = ata_noop_dev_select,
393
394 .tf_read = sil24_tf_read,
395
396 .qc_prep = sil24_qc_prep,
397 .qc_issue = sil24_qc_issue,
398
399 .irq_clear = sil24_irq_clear,
400 .irq_on = ata_dummy_irq_on,
401 .irq_ack = ata_dummy_irq_ack,
402
403 .scr_read = sil24_scr_read,
404 .scr_write = sil24_scr_write,
405
406 .freeze = sil24_freeze,
407 .thaw = sil24_thaw,
408 .error_handler = sil24_error_handler,
409 .post_internal_cmd = sil24_post_internal_cmd,
410
411 .port_start = sil24_port_start,
412 };
413
414 /*
415 * Use bits 30-31 of port_flags to encode available port numbers.
416 * Current maxium is 4.
417 */
418 #define SIL24_NPORTS2FLAG(nports) ((((unsigned)(nports) - 1) & 0x3) << 30)
419 #define SIL24_FLAG2NPORTS(flag) ((((flag) >> 30) & 0x3) + 1)
420
421 static const struct ata_port_info sil24_port_info[] = {
422 /* sil_3124 */
423 {
424 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(4) |
425 SIL24_FLAG_PCIX_IRQ_WOC,
426 .pio_mask = 0x1f, /* pio0-4 */
427 .mwdma_mask = 0x07, /* mwdma0-2 */
428 .udma_mask = 0x3f, /* udma0-5 */
429 .port_ops = &sil24_ops,
430 },
431 /* sil_3132 */
432 {
433 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(2),
434 .pio_mask = 0x1f, /* pio0-4 */
435 .mwdma_mask = 0x07, /* mwdma0-2 */
436 .udma_mask = 0x3f, /* udma0-5 */
437 .port_ops = &sil24_ops,
438 },
439 /* sil_3131/sil_3531 */
440 {
441 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(1),
442 .pio_mask = 0x1f, /* pio0-4 */
443 .mwdma_mask = 0x07, /* mwdma0-2 */
444 .udma_mask = 0x3f, /* udma0-5 */
445 .port_ops = &sil24_ops,
446 },
447 };
448
449 static int sil24_tag(int tag)
450 {
451 if (unlikely(ata_tag_internal(tag)))
452 return 0;
453 return tag;
454 }
455
456 static void sil24_dev_config(struct ata_device *dev)
457 {
458 void __iomem *port = dev->ap->ioaddr.cmd_addr;
459
460 if (dev->cdb_len == 16)
461 writel(PORT_CS_CDB16, port + PORT_CTRL_STAT);
462 else
463 writel(PORT_CS_CDB16, port + PORT_CTRL_CLR);
464 }
465
466 static inline void sil24_update_tf(struct ata_port *ap)
467 {
468 struct sil24_port_priv *pp = ap->private_data;
469 void __iomem *port = ap->ioaddr.cmd_addr;
470 struct sil24_prb __iomem *prb = port;
471 u8 fis[6 * 4];
472
473 memcpy_fromio(fis, prb->fis, 6 * 4);
474 ata_tf_from_fis(fis, &pp->tf);
475 }
476
477 static u8 sil24_check_status(struct ata_port *ap)
478 {
479 struct sil24_port_priv *pp = ap->private_data;
480 return pp->tf.command;
481 }
482
483 static int sil24_scr_map[] = {
484 [SCR_CONTROL] = 0,
485 [SCR_STATUS] = 1,
486 [SCR_ERROR] = 2,
487 [SCR_ACTIVE] = 3,
488 };
489
490 static u32 sil24_scr_read(struct ata_port *ap, unsigned sc_reg)
491 {
492 void __iomem *scr_addr = ap->ioaddr.scr_addr;
493 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
494 void __iomem *addr;
495 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
496 return readl(scr_addr + sil24_scr_map[sc_reg] * 4);
497 }
498 return 0xffffffffU;
499 }
500
501 static void sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val)
502 {
503 void __iomem *scr_addr = ap->ioaddr.scr_addr;
504 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
505 void __iomem *addr;
506 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
507 writel(val, scr_addr + sil24_scr_map[sc_reg] * 4);
508 }
509 }
510
511 static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf)
512 {
513 struct sil24_port_priv *pp = ap->private_data;
514 *tf = pp->tf;
515 }
516
517 static int sil24_init_port(struct ata_port *ap)
518 {
519 void __iomem *port = ap->ioaddr.cmd_addr;
520 u32 tmp;
521
522 writel(PORT_CS_INIT, port + PORT_CTRL_STAT);
523 ata_wait_register(port + PORT_CTRL_STAT,
524 PORT_CS_INIT, PORT_CS_INIT, 10, 100);
525 tmp = ata_wait_register(port + PORT_CTRL_STAT,
526 PORT_CS_RDY, 0, 10, 100);
527
528 if ((tmp & (PORT_CS_INIT | PORT_CS_RDY)) != PORT_CS_RDY)
529 return -EIO;
530 return 0;
531 }
532
533 static int sil24_softreset(struct ata_port *ap, unsigned int *class,
534 unsigned long deadline)
535 {
536 void __iomem *port = ap->ioaddr.cmd_addr;
537 struct sil24_port_priv *pp = ap->private_data;
538 struct sil24_prb *prb = &pp->cmd_block[0].ata.prb;
539 dma_addr_t paddr = pp->cmd_block_dma;
540 u32 mask, irq_stat;
541 const char *reason;
542
543 DPRINTK("ENTER\n");
544
545 if (ata_port_offline(ap)) {
546 DPRINTK("PHY reports no device\n");
547 *class = ATA_DEV_NONE;
548 goto out;
549 }
550
551 /* put the port into known state */
552 if (sil24_init_port(ap)) {
553 reason ="port not ready";
554 goto err;
555 }
556
557 /* do SRST */
558 prb->ctrl = cpu_to_le16(PRB_CTRL_SRST);
559 prb->fis[1] = 0; /* no PMP yet */
560
561 writel((u32)paddr, port + PORT_CMD_ACTIVATE);
562 writel((u64)paddr >> 32, port + PORT_CMD_ACTIVATE + 4);
563
564 mask = (PORT_IRQ_COMPLETE | PORT_IRQ_ERROR) << PORT_IRQ_RAW_SHIFT;
565 irq_stat = ata_wait_register(port + PORT_IRQ_STAT, mask, 0x0,
566 100, jiffies_to_msecs(deadline - jiffies));
567
568 writel(irq_stat, port + PORT_IRQ_STAT); /* clear IRQs */
569 irq_stat >>= PORT_IRQ_RAW_SHIFT;
570
571 if (!(irq_stat & PORT_IRQ_COMPLETE)) {
572 if (irq_stat & PORT_IRQ_ERROR)
573 reason = "SRST command error";
574 else
575 reason = "timeout";
576 goto err;
577 }
578
579 sil24_update_tf(ap);
580 *class = ata_dev_classify(&pp->tf);
581
582 if (*class == ATA_DEV_UNKNOWN)
583 *class = ATA_DEV_NONE;
584
585 out:
586 DPRINTK("EXIT, class=%u\n", *class);
587 return 0;
588
589 err:
590 ata_port_printk(ap, KERN_ERR, "softreset failed (%s)\n", reason);
591 return -EIO;
592 }
593
594 static int sil24_hardreset(struct ata_port *ap, unsigned int *class,
595 unsigned long deadline)
596 {
597 void __iomem *port = ap->ioaddr.cmd_addr;
598 const char *reason;
599 int tout_msec, rc;
600 u32 tmp;
601
602 /* sil24 does the right thing(tm) without any protection */
603 sata_set_spd(ap);
604
605 tout_msec = 100;
606 if (ata_port_online(ap))
607 tout_msec = 5000;
608
609 writel(PORT_CS_DEV_RST, port + PORT_CTRL_STAT);
610 tmp = ata_wait_register(port + PORT_CTRL_STAT,
611 PORT_CS_DEV_RST, PORT_CS_DEV_RST, 10, tout_msec);
612
613 /* SStatus oscillates between zero and valid status after
614 * DEV_RST, debounce it.
615 */
616 rc = sata_phy_debounce(ap, sata_deb_timing_long, deadline);
617 if (rc) {
618 reason = "PHY debouncing failed";
619 goto err;
620 }
621
622 if (tmp & PORT_CS_DEV_RST) {
623 if (ata_port_offline(ap))
624 return 0;
625 reason = "link not ready";
626 goto err;
627 }
628
629 /* Sil24 doesn't store signature FIS after hardreset, so we
630 * can't wait for BSY to clear. Some devices take a long time
631 * to get ready and those devices will choke if we don't wait
632 * for BSY clearance here. Tell libata to perform follow-up
633 * softreset.
634 */
635 return -EAGAIN;
636
637 err:
638 ata_port_printk(ap, KERN_ERR, "hardreset failed (%s)\n", reason);
639 return -EIO;
640 }
641
642 static inline void sil24_fill_sg(struct ata_queued_cmd *qc,
643 struct sil24_sge *sge)
644 {
645 struct scatterlist *sg;
646
647 ata_for_each_sg(sg, qc) {
648 sge->addr = cpu_to_le64(sg_dma_address(sg));
649 sge->cnt = cpu_to_le32(sg_dma_len(sg));
650 if (ata_sg_is_last(sg, qc))
651 sge->flags = cpu_to_le32(SGE_TRM);
652 else
653 sge->flags = 0;
654 sge++;
655 }
656 }
657
658 static void sil24_qc_prep(struct ata_queued_cmd *qc)
659 {
660 struct ata_port *ap = qc->ap;
661 struct sil24_port_priv *pp = ap->private_data;
662 union sil24_cmd_block *cb;
663 struct sil24_prb *prb;
664 struct sil24_sge *sge;
665 u16 ctrl = 0;
666
667 cb = &pp->cmd_block[sil24_tag(qc->tag)];
668
669 switch (qc->tf.protocol) {
670 case ATA_PROT_PIO:
671 case ATA_PROT_DMA:
672 case ATA_PROT_NCQ:
673 case ATA_PROT_NODATA:
674 prb = &cb->ata.prb;
675 sge = cb->ata.sge;
676 break;
677
678 case ATA_PROT_ATAPI:
679 case ATA_PROT_ATAPI_DMA:
680 case ATA_PROT_ATAPI_NODATA:
681 prb = &cb->atapi.prb;
682 sge = cb->atapi.sge;
683 memset(cb->atapi.cdb, 0, 32);
684 memcpy(cb->atapi.cdb, qc->cdb, qc->dev->cdb_len);
685
686 if (qc->tf.protocol != ATA_PROT_ATAPI_NODATA) {
687 if (qc->tf.flags & ATA_TFLAG_WRITE)
688 ctrl = PRB_CTRL_PACKET_WRITE;
689 else
690 ctrl = PRB_CTRL_PACKET_READ;
691 }
692 break;
693
694 default:
695 prb = NULL; /* shut up, gcc */
696 sge = NULL;
697 BUG();
698 }
699
700 prb->ctrl = cpu_to_le16(ctrl);
701 ata_tf_to_fis(&qc->tf, prb->fis, 0);
702
703 if (qc->flags & ATA_QCFLAG_DMAMAP)
704 sil24_fill_sg(qc, sge);
705 }
706
707 static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc)
708 {
709 struct ata_port *ap = qc->ap;
710 struct sil24_port_priv *pp = ap->private_data;
711 void __iomem *port = ap->ioaddr.cmd_addr;
712 unsigned int tag = sil24_tag(qc->tag);
713 dma_addr_t paddr;
714 void __iomem *activate;
715
716 paddr = pp->cmd_block_dma + tag * sizeof(*pp->cmd_block);
717 activate = port + PORT_CMD_ACTIVATE + tag * 8;
718
719 writel((u32)paddr, activate);
720 writel((u64)paddr >> 32, activate + 4);
721
722 return 0;
723 }
724
725 static void sil24_irq_clear(struct ata_port *ap)
726 {
727 /* unused */
728 }
729
730 static void sil24_freeze(struct ata_port *ap)
731 {
732 void __iomem *port = ap->ioaddr.cmd_addr;
733
734 /* Port-wide IRQ mask in HOST_CTRL doesn't really work, clear
735 * PORT_IRQ_ENABLE instead.
736 */
737 writel(0xffff, port + PORT_IRQ_ENABLE_CLR);
738 }
739
740 static void sil24_thaw(struct ata_port *ap)
741 {
742 void __iomem *port = ap->ioaddr.cmd_addr;
743 u32 tmp;
744
745 /* clear IRQ */
746 tmp = readl(port + PORT_IRQ_STAT);
747 writel(tmp, port + PORT_IRQ_STAT);
748
749 /* turn IRQ back on */
750 writel(DEF_PORT_IRQ, port + PORT_IRQ_ENABLE_SET);
751 }
752
753 static void sil24_error_intr(struct ata_port *ap)
754 {
755 void __iomem *port = ap->ioaddr.cmd_addr;
756 struct ata_eh_info *ehi = &ap->eh_info;
757 int freeze = 0;
758 u32 irq_stat;
759
760 /* on error, we need to clear IRQ explicitly */
761 irq_stat = readl(port + PORT_IRQ_STAT);
762 writel(irq_stat, port + PORT_IRQ_STAT);
763
764 /* first, analyze and record host port events */
765 ata_ehi_clear_desc(ehi);
766
767 ata_ehi_push_desc(ehi, "irq_stat 0x%08x", irq_stat);
768
769 if (irq_stat & (PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG)) {
770 ata_ehi_hotplugged(ehi);
771 ata_ehi_push_desc(ehi, ", %s",
772 irq_stat & PORT_IRQ_PHYRDY_CHG ?
773 "PHY RDY changed" : "device exchanged");
774 freeze = 1;
775 }
776
777 if (irq_stat & PORT_IRQ_UNK_FIS) {
778 ehi->err_mask |= AC_ERR_HSM;
779 ehi->action |= ATA_EH_SOFTRESET;
780 ata_ehi_push_desc(ehi , ", unknown FIS");
781 freeze = 1;
782 }
783
784 /* deal with command error */
785 if (irq_stat & PORT_IRQ_ERROR) {
786 struct sil24_cerr_info *ci = NULL;
787 unsigned int err_mask = 0, action = 0;
788 struct ata_queued_cmd *qc;
789 u32 cerr;
790
791 /* analyze CMD_ERR */
792 cerr = readl(port + PORT_CMD_ERR);
793 if (cerr < ARRAY_SIZE(sil24_cerr_db))
794 ci = &sil24_cerr_db[cerr];
795
796 if (ci && ci->desc) {
797 err_mask |= ci->err_mask;
798 action |= ci->action;
799 ata_ehi_push_desc(ehi, ", %s", ci->desc);
800 } else {
801 err_mask |= AC_ERR_OTHER;
802 action |= ATA_EH_SOFTRESET;
803 ata_ehi_push_desc(ehi, ", unknown command error %d",
804 cerr);
805 }
806
807 /* record error info */
808 qc = ata_qc_from_tag(ap, ap->active_tag);
809 if (qc) {
810 sil24_update_tf(ap);
811 qc->err_mask |= err_mask;
812 } else
813 ehi->err_mask |= err_mask;
814
815 ehi->action |= action;
816 }
817
818 /* freeze or abort */
819 if (freeze)
820 ata_port_freeze(ap);
821 else
822 ata_port_abort(ap);
823 }
824
825 static void sil24_finish_qc(struct ata_queued_cmd *qc)
826 {
827 if (qc->flags & ATA_QCFLAG_RESULT_TF)
828 sil24_update_tf(qc->ap);
829 }
830
831 static inline void sil24_host_intr(struct ata_port *ap)
832 {
833 void __iomem *port = ap->ioaddr.cmd_addr;
834 u32 slot_stat, qc_active;
835 int rc;
836
837 slot_stat = readl(port + PORT_SLOT_STAT);
838
839 if (unlikely(slot_stat & HOST_SSTAT_ATTN)) {
840 sil24_error_intr(ap);
841 return;
842 }
843
844 if (ap->flags & SIL24_FLAG_PCIX_IRQ_WOC)
845 writel(PORT_IRQ_COMPLETE, port + PORT_IRQ_STAT);
846
847 qc_active = slot_stat & ~HOST_SSTAT_ATTN;
848 rc = ata_qc_complete_multiple(ap, qc_active, sil24_finish_qc);
849 if (rc > 0)
850 return;
851 if (rc < 0) {
852 struct ata_eh_info *ehi = &ap->eh_info;
853 ehi->err_mask |= AC_ERR_HSM;
854 ehi->action |= ATA_EH_SOFTRESET;
855 ata_port_freeze(ap);
856 return;
857 }
858
859 if (ata_ratelimit())
860 ata_port_printk(ap, KERN_INFO, "spurious interrupt "
861 "(slot_stat 0x%x active_tag %d sactive 0x%x)\n",
862 slot_stat, ap->active_tag, ap->sactive);
863 }
864
865 static irqreturn_t sil24_interrupt(int irq, void *dev_instance)
866 {
867 struct ata_host *host = dev_instance;
868 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
869 unsigned handled = 0;
870 u32 status;
871 int i;
872
873 status = readl(host_base + HOST_IRQ_STAT);
874
875 if (status == 0xffffffff) {
876 printk(KERN_ERR DRV_NAME ": IRQ status == 0xffffffff, "
877 "PCI fault or device removal?\n");
878 goto out;
879 }
880
881 if (!(status & IRQ_STAT_4PORTS))
882 goto out;
883
884 spin_lock(&host->lock);
885
886 for (i = 0; i < host->n_ports; i++)
887 if (status & (1 << i)) {
888 struct ata_port *ap = host->ports[i];
889 if (ap && !(ap->flags & ATA_FLAG_DISABLED)) {
890 sil24_host_intr(host->ports[i]);
891 handled++;
892 } else
893 printk(KERN_ERR DRV_NAME
894 ": interrupt from disabled port %d\n", i);
895 }
896
897 spin_unlock(&host->lock);
898 out:
899 return IRQ_RETVAL(handled);
900 }
901
902 static void sil24_error_handler(struct ata_port *ap)
903 {
904 struct ata_eh_context *ehc = &ap->eh_context;
905
906 if (sil24_init_port(ap)) {
907 ata_eh_freeze_port(ap);
908 ehc->i.action |= ATA_EH_HARDRESET;
909 }
910
911 /* perform recovery */
912 ata_do_eh(ap, ata_std_prereset, sil24_softreset, sil24_hardreset,
913 ata_std_postreset);
914 }
915
916 static void sil24_post_internal_cmd(struct ata_queued_cmd *qc)
917 {
918 struct ata_port *ap = qc->ap;
919
920 /* make DMA engine forget about the failed command */
921 if (qc->flags & ATA_QCFLAG_FAILED)
922 sil24_init_port(ap);
923 }
924
925 static int sil24_port_start(struct ata_port *ap)
926 {
927 struct device *dev = ap->host->dev;
928 struct sil24_port_priv *pp;
929 union sil24_cmd_block *cb;
930 size_t cb_size = sizeof(*cb) * SIL24_MAX_CMDS;
931 dma_addr_t cb_dma;
932 int rc;
933
934 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
935 if (!pp)
936 return -ENOMEM;
937
938 pp->tf.command = ATA_DRDY;
939
940 cb = dmam_alloc_coherent(dev, cb_size, &cb_dma, GFP_KERNEL);
941 if (!cb)
942 return -ENOMEM;
943 memset(cb, 0, cb_size);
944
945 rc = ata_pad_alloc(ap, dev);
946 if (rc)
947 return rc;
948
949 pp->cmd_block = cb;
950 pp->cmd_block_dma = cb_dma;
951
952 ap->private_data = pp;
953
954 return 0;
955 }
956
957 static void sil24_init_controller(struct ata_host *host)
958 {
959 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
960 void __iomem *port_base = host->iomap[SIL24_PORT_BAR];
961 u32 tmp;
962 int i;
963
964 /* GPIO off */
965 writel(0, host_base + HOST_FLASH_CMD);
966
967 /* clear global reset & mask interrupts during initialization */
968 writel(0, host_base + HOST_CTRL);
969
970 /* init ports */
971 for (i = 0; i < host->n_ports; i++) {
972 void __iomem *port = port_base + i * PORT_REGS_SIZE;
973
974 /* Initial PHY setting */
975 writel(0x20c, port + PORT_PHY_CFG);
976
977 /* Clear port RST */
978 tmp = readl(port + PORT_CTRL_STAT);
979 if (tmp & PORT_CS_PORT_RST) {
980 writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR);
981 tmp = ata_wait_register(port + PORT_CTRL_STAT,
982 PORT_CS_PORT_RST,
983 PORT_CS_PORT_RST, 10, 100);
984 if (tmp & PORT_CS_PORT_RST)
985 dev_printk(KERN_ERR, host->dev,
986 "failed to clear port RST\n");
987 }
988
989 /* Configure IRQ WoC */
990 if (host->ports[0]->flags & SIL24_FLAG_PCIX_IRQ_WOC)
991 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_STAT);
992 else
993 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_CLR);
994
995 /* Zero error counters. */
996 writel(0x8000, port + PORT_DECODE_ERR_THRESH);
997 writel(0x8000, port + PORT_CRC_ERR_THRESH);
998 writel(0x8000, port + PORT_HSHK_ERR_THRESH);
999 writel(0x0000, port + PORT_DECODE_ERR_CNT);
1000 writel(0x0000, port + PORT_CRC_ERR_CNT);
1001 writel(0x0000, port + PORT_HSHK_ERR_CNT);
1002
1003 /* Always use 64bit activation */
1004 writel(PORT_CS_32BIT_ACTV, port + PORT_CTRL_CLR);
1005
1006 /* Clear port multiplier enable and resume bits */
1007 writel(PORT_CS_PMP_EN | PORT_CS_PMP_RESUME,
1008 port + PORT_CTRL_CLR);
1009 }
1010
1011 /* Turn on interrupts */
1012 writel(IRQ_STAT_4PORTS, host_base + HOST_CTRL);
1013 }
1014
1015 static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1016 {
1017 static int printed_version = 0;
1018 struct ata_port_info pi = sil24_port_info[ent->driver_data];
1019 const struct ata_port_info *ppi[] = { &pi, NULL };
1020 void __iomem * const *iomap;
1021 struct ata_host *host;
1022 int i, rc;
1023 u32 tmp;
1024
1025 if (!printed_version++)
1026 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
1027
1028 /* acquire resources */
1029 rc = pcim_enable_device(pdev);
1030 if (rc)
1031 return rc;
1032
1033 rc = pcim_iomap_regions(pdev,
1034 (1 << SIL24_HOST_BAR) | (1 << SIL24_PORT_BAR),
1035 DRV_NAME);
1036 if (rc)
1037 return rc;
1038 iomap = pcim_iomap_table(pdev);
1039
1040 /* apply workaround for completion IRQ loss on PCI-X errata */
1041 if (pi.flags & SIL24_FLAG_PCIX_IRQ_WOC) {
1042 tmp = readl(iomap[SIL24_HOST_BAR] + HOST_CTRL);
1043 if (tmp & (HOST_CTRL_TRDY | HOST_CTRL_STOP | HOST_CTRL_DEVSEL))
1044 dev_printk(KERN_INFO, &pdev->dev,
1045 "Applying completion IRQ loss on PCI-X "
1046 "errata fix\n");
1047 else
1048 pi.flags &= ~SIL24_FLAG_PCIX_IRQ_WOC;
1049 }
1050
1051 /* allocate and fill host */
1052 host = ata_host_alloc_pinfo(&pdev->dev, ppi,
1053 SIL24_FLAG2NPORTS(ppi[0]->flags));
1054 if (!host)
1055 return -ENOMEM;
1056 host->iomap = iomap;
1057
1058 for (i = 0; i < host->n_ports; i++) {
1059 void __iomem *port = iomap[SIL24_PORT_BAR] + i * PORT_REGS_SIZE;
1060
1061 host->ports[i]->ioaddr.cmd_addr = port;
1062 host->ports[i]->ioaddr.scr_addr = port + PORT_SCONTROL;
1063
1064 ata_std_ports(&host->ports[i]->ioaddr);
1065 }
1066
1067 /* configure and activate the device */
1068 if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK)) {
1069 rc = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
1070 if (rc) {
1071 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1072 if (rc) {
1073 dev_printk(KERN_ERR, &pdev->dev,
1074 "64-bit DMA enable failed\n");
1075 return rc;
1076 }
1077 }
1078 } else {
1079 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1080 if (rc) {
1081 dev_printk(KERN_ERR, &pdev->dev,
1082 "32-bit DMA enable failed\n");
1083 return rc;
1084 }
1085 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1086 if (rc) {
1087 dev_printk(KERN_ERR, &pdev->dev,
1088 "32-bit consistent DMA enable failed\n");
1089 return rc;
1090 }
1091 }
1092
1093 sil24_init_controller(host);
1094
1095 pci_set_master(pdev);
1096 return ata_host_activate(host, pdev->irq, sil24_interrupt, IRQF_SHARED,
1097 &sil24_sht);
1098 }
1099
1100 #ifdef CONFIG_PM
1101 static int sil24_pci_device_resume(struct pci_dev *pdev)
1102 {
1103 struct ata_host *host = dev_get_drvdata(&pdev->dev);
1104 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
1105 int rc;
1106
1107 rc = ata_pci_device_do_resume(pdev);
1108 if (rc)
1109 return rc;
1110
1111 if (pdev->dev.power.power_state.event == PM_EVENT_SUSPEND)
1112 writel(HOST_CTRL_GLOBAL_RST, host_base + HOST_CTRL);
1113
1114 sil24_init_controller(host);
1115
1116 ata_host_resume(host);
1117
1118 return 0;
1119 }
1120 #endif
1121
1122 static int __init sil24_init(void)
1123 {
1124 return pci_register_driver(&sil24_pci_driver);
1125 }
1126
1127 static void __exit sil24_exit(void)
1128 {
1129 pci_unregister_driver(&sil24_pci_driver);
1130 }
1131
1132 MODULE_AUTHOR("Tejun Heo");
1133 MODULE_DESCRIPTION("Silicon Image 3124/3132 SATA low-level driver");
1134 MODULE_LICENSE("GPL");
1135 MODULE_DEVICE_TABLE(pci, sil24_pci_tbl);
1136
1137 module_init(sil24_init);
1138 module_exit(sil24_exit);
Linux kernel - Deliverables
This page took 0.057107 seconds and 6 git commands to generate.