2 * Intel GTT (Graphics Translation Table) routines
4 * Caveat: This driver implements the linux agp interface, but this is far from
5 * a agp driver! GTT support ended up here for purely historical reasons: The
6 * old userspace intel graphics drivers needed an interface to map memory into
7 * the GTT. And the drm provides a default interface for graphic devices sitting
8 * on an agp port. So it made sense to fake the GTT support as an agp port to
9 * avoid having to create a new api.
11 * With gem this does not make much sense anymore, just needlessly complicates
12 * the code. But as long as the old graphics stack is still support, it's stuck
15 * /fairy-tale-mode off
18 #include <linux/module.h>
19 #include <linux/pci.h>
20 #include <linux/init.h>
21 #include <linux/kernel.h>
22 #include <linux/pagemap.h>
23 #include <linux/agp_backend.h>
24 #include <linux/delay.h>
27 #include "intel-agp.h"
28 #include <drm/intel-gtt.h>
31 * If we have Intel graphics, we're not going to have anything other than
32 * an Intel IOMMU. So make the correct use of the PCI DMA API contingent
33 * on the Intel IOMMU support (CONFIG_INTEL_IOMMU).
34 * Only newer chipsets need to bother with this, of course.
36 #ifdef CONFIG_INTEL_IOMMU
37 #define USE_PCI_DMA_API 1
39 #define USE_PCI_DMA_API 0
42 struct intel_gtt_driver
{
44 unsigned int is_g33
: 1;
45 unsigned int is_pineview
: 1;
46 unsigned int is_ironlake
: 1;
47 unsigned int has_pgtbl_enable
: 1;
48 unsigned int dma_mask_size
: 8;
49 /* Chipset specific GTT setup */
51 /* This should undo anything done in ->setup() save the unmapping
52 * of the mmio register file, that's done in the generic code. */
53 void (*cleanup
)(void);
54 void (*write_entry
)(dma_addr_t addr
, unsigned int entry
, unsigned int flags
);
55 /* Flags is a more or less chipset specific opaque value.
56 * For chipsets that need to support old ums (non-gem) code, this
57 * needs to be identical to the various supported agp memory types! */
58 bool (*check_flags
)(unsigned int flags
);
59 void (*chipset_flush
)(void);
62 static struct _intel_private
{
63 struct intel_gtt base
;
64 const struct intel_gtt_driver
*driver
;
65 struct pci_dev
*pcidev
; /* device one */
66 struct pci_dev
*bridge_dev
;
67 u8 __iomem
*registers
;
68 phys_addr_t gtt_bus_addr
;
70 u32 __iomem
*gtt
; /* I915G */
71 bool clear_fake_agp
; /* on first access via agp, fill with scratch */
72 int num_dcache_entries
;
73 void __iomem
*i9xx_flush_page
;
75 struct resource ifp_resource
;
77 struct page
*scratch_page
;
81 #define INTEL_GTT_GEN intel_private.driver->gen
82 #define IS_G33 intel_private.driver->is_g33
83 #define IS_PINEVIEW intel_private.driver->is_pineview
84 #define IS_IRONLAKE intel_private.driver->is_ironlake
85 #define HAS_PGTBL_EN intel_private.driver->has_pgtbl_enable
87 static int intel_gtt_map_memory(struct page
**pages
,
88 unsigned int num_entries
,
91 struct scatterlist
*sg
;
94 DBG("try mapping %lu pages\n", (unsigned long)num_entries
);
96 if (sg_alloc_table(st
, num_entries
, GFP_KERNEL
))
99 for_each_sg(st
->sgl
, sg
, num_entries
, i
)
100 sg_set_page(sg
, pages
[i
], PAGE_SIZE
, 0);
102 if (!pci_map_sg(intel_private
.pcidev
,
103 st
->sgl
, st
->nents
, PCI_DMA_BIDIRECTIONAL
))
113 static void intel_gtt_unmap_memory(struct scatterlist
*sg_list
, int num_sg
)
116 DBG("try unmapping %lu pages\n", (unsigned long)mem
->page_count
);
118 pci_unmap_sg(intel_private
.pcidev
, sg_list
,
119 num_sg
, PCI_DMA_BIDIRECTIONAL
);
122 st
.orig_nents
= st
.nents
= num_sg
;
127 static void intel_fake_agp_enable(struct agp_bridge_data
*bridge
, u32 mode
)
132 /* Exists to support ARGB cursors */
133 static struct page
*i8xx_alloc_pages(void)
137 page
= alloc_pages(GFP_KERNEL
| GFP_DMA32
, 2);
141 if (set_pages_uc(page
, 4) < 0) {
142 set_pages_wb(page
, 4);
143 __free_pages(page
, 2);
147 atomic_inc(&agp_bridge
->current_memory_agp
);
151 static void i8xx_destroy_pages(struct page
*page
)
156 set_pages_wb(page
, 4);
158 __free_pages(page
, 2);
159 atomic_dec(&agp_bridge
->current_memory_agp
);
162 #define I810_GTT_ORDER 4
163 static int i810_setup(void)
168 /* i81x does not preallocate the gtt. It's always 64kb in size. */
169 gtt_table
= alloc_gatt_pages(I810_GTT_ORDER
);
170 if (gtt_table
== NULL
)
172 intel_private
.i81x_gtt_table
= gtt_table
;
174 pci_read_config_dword(intel_private
.pcidev
, I810_MMADDR
, ®_addr
);
175 reg_addr
&= 0xfff80000;
177 intel_private
.registers
= ioremap(reg_addr
, KB(64));
178 if (!intel_private
.registers
)
181 writel(virt_to_phys(gtt_table
) | I810_PGETBL_ENABLED
,
182 intel_private
.registers
+I810_PGETBL_CTL
);
184 intel_private
.gtt_bus_addr
= reg_addr
+ I810_PTE_BASE
;
186 if ((readl(intel_private
.registers
+I810_DRAM_CTL
)
187 & I810_DRAM_ROW_0
) == I810_DRAM_ROW_0_SDRAM
) {
188 dev_info(&intel_private
.pcidev
->dev
,
189 "detected 4MB dedicated video ram\n");
190 intel_private
.num_dcache_entries
= 1024;
196 static void i810_cleanup(void)
198 writel(0, intel_private
.registers
+I810_PGETBL_CTL
);
199 free_gatt_pages(intel_private
.i81x_gtt_table
, I810_GTT_ORDER
);
202 static int i810_insert_dcache_entries(struct agp_memory
*mem
, off_t pg_start
,
207 if ((pg_start
+ mem
->page_count
)
208 > intel_private
.num_dcache_entries
)
211 if (!mem
->is_flushed
)
212 global_cache_flush();
214 for (i
= pg_start
; i
< (pg_start
+ mem
->page_count
); i
++) {
215 dma_addr_t addr
= i
<< PAGE_SHIFT
;
216 intel_private
.driver
->write_entry(addr
,
219 readl(intel_private
.gtt
+i
-1);
225 * The i810/i830 requires a physical address to program its mouse
226 * pointer into hardware.
227 * However the Xserver still writes to it through the agp aperture.
229 static struct agp_memory
*alloc_agpphysmem_i8xx(size_t pg_count
, int type
)
231 struct agp_memory
*new;
235 case 1: page
= agp_bridge
->driver
->agp_alloc_page(agp_bridge
);
238 /* kludge to get 4 physical pages for ARGB cursor */
239 page
= i8xx_alloc_pages();
248 new = agp_create_memory(pg_count
);
252 new->pages
[0] = page
;
254 /* kludge to get 4 physical pages for ARGB cursor */
255 new->pages
[1] = new->pages
[0] + 1;
256 new->pages
[2] = new->pages
[1] + 1;
257 new->pages
[3] = new->pages
[2] + 1;
259 new->page_count
= pg_count
;
260 new->num_scratch_pages
= pg_count
;
261 new->type
= AGP_PHYS_MEMORY
;
262 new->physical
= page_to_phys(new->pages
[0]);
266 static void intel_i810_free_by_type(struct agp_memory
*curr
)
268 agp_free_key(curr
->key
);
269 if (curr
->type
== AGP_PHYS_MEMORY
) {
270 if (curr
->page_count
== 4)
271 i8xx_destroy_pages(curr
->pages
[0]);
273 agp_bridge
->driver
->agp_destroy_page(curr
->pages
[0],
274 AGP_PAGE_DESTROY_UNMAP
);
275 agp_bridge
->driver
->agp_destroy_page(curr
->pages
[0],
276 AGP_PAGE_DESTROY_FREE
);
278 agp_free_page_array(curr
);
283 static int intel_gtt_setup_scratch_page(void)
288 page
= alloc_page(GFP_KERNEL
| GFP_DMA32
| __GFP_ZERO
);
292 set_pages_uc(page
, 1);
294 if (intel_private
.base
.needs_dmar
) {
295 dma_addr
= pci_map_page(intel_private
.pcidev
, page
, 0,
296 PAGE_SIZE
, PCI_DMA_BIDIRECTIONAL
);
297 if (pci_dma_mapping_error(intel_private
.pcidev
, dma_addr
))
300 intel_private
.base
.scratch_page_dma
= dma_addr
;
302 intel_private
.base
.scratch_page_dma
= page_to_phys(page
);
304 intel_private
.scratch_page
= page
;
309 static void i810_write_entry(dma_addr_t addr
, unsigned int entry
,
312 u32 pte_flags
= I810_PTE_VALID
;
315 case AGP_DCACHE_MEMORY
:
316 pte_flags
|= I810_PTE_LOCAL
;
318 case AGP_USER_CACHED_MEMORY
:
319 pte_flags
|= I830_PTE_SYSTEM_CACHED
;
323 writel(addr
| pte_flags
, intel_private
.gtt
+ entry
);
326 static const struct aper_size_info_fixed intel_fake_agp_sizes
[] = {
334 static unsigned int intel_gtt_stolen_size(void)
339 static const int ddt
[4] = { 0, 16, 32, 64 };
340 unsigned int stolen_size
= 0;
342 if (INTEL_GTT_GEN
== 1)
343 return 0; /* no stolen mem on i81x */
345 pci_read_config_word(intel_private
.bridge_dev
,
346 I830_GMCH_CTRL
, &gmch_ctrl
);
348 if (intel_private
.bridge_dev
->device
== PCI_DEVICE_ID_INTEL_82830_HB
||
349 intel_private
.bridge_dev
->device
== PCI_DEVICE_ID_INTEL_82845G_HB
) {
350 switch (gmch_ctrl
& I830_GMCH_GMS_MASK
) {
351 case I830_GMCH_GMS_STOLEN_512
:
352 stolen_size
= KB(512);
354 case I830_GMCH_GMS_STOLEN_1024
:
357 case I830_GMCH_GMS_STOLEN_8192
:
360 case I830_GMCH_GMS_LOCAL
:
361 rdct
= readb(intel_private
.registers
+I830_RDRAM_CHANNEL_TYPE
);
362 stolen_size
= (I830_RDRAM_ND(rdct
) + 1) *
363 MB(ddt
[I830_RDRAM_DDT(rdct
)]);
370 } else if (INTEL_GTT_GEN
== 6) {
372 * SandyBridge has new memory control reg at 0x50.w
375 pci_read_config_word(intel_private
.pcidev
, SNB_GMCH_CTRL
, &snb_gmch_ctl
);
376 switch (snb_gmch_ctl
& SNB_GMCH_GMS_STOLEN_MASK
) {
377 case SNB_GMCH_GMS_STOLEN_32M
:
378 stolen_size
= MB(32);
380 case SNB_GMCH_GMS_STOLEN_64M
:
381 stolen_size
= MB(64);
383 case SNB_GMCH_GMS_STOLEN_96M
:
384 stolen_size
= MB(96);
386 case SNB_GMCH_GMS_STOLEN_128M
:
387 stolen_size
= MB(128);
389 case SNB_GMCH_GMS_STOLEN_160M
:
390 stolen_size
= MB(160);
392 case SNB_GMCH_GMS_STOLEN_192M
:
393 stolen_size
= MB(192);
395 case SNB_GMCH_GMS_STOLEN_224M
:
396 stolen_size
= MB(224);
398 case SNB_GMCH_GMS_STOLEN_256M
:
399 stolen_size
= MB(256);
401 case SNB_GMCH_GMS_STOLEN_288M
:
402 stolen_size
= MB(288);
404 case SNB_GMCH_GMS_STOLEN_320M
:
405 stolen_size
= MB(320);
407 case SNB_GMCH_GMS_STOLEN_352M
:
408 stolen_size
= MB(352);
410 case SNB_GMCH_GMS_STOLEN_384M
:
411 stolen_size
= MB(384);
413 case SNB_GMCH_GMS_STOLEN_416M
:
414 stolen_size
= MB(416);
416 case SNB_GMCH_GMS_STOLEN_448M
:
417 stolen_size
= MB(448);
419 case SNB_GMCH_GMS_STOLEN_480M
:
420 stolen_size
= MB(480);
422 case SNB_GMCH_GMS_STOLEN_512M
:
423 stolen_size
= MB(512);
427 switch (gmch_ctrl
& I855_GMCH_GMS_MASK
) {
428 case I855_GMCH_GMS_STOLEN_1M
:
431 case I855_GMCH_GMS_STOLEN_4M
:
434 case I855_GMCH_GMS_STOLEN_8M
:
437 case I855_GMCH_GMS_STOLEN_16M
:
438 stolen_size
= MB(16);
440 case I855_GMCH_GMS_STOLEN_32M
:
441 stolen_size
= MB(32);
443 case I915_GMCH_GMS_STOLEN_48M
:
444 stolen_size
= MB(48);
446 case I915_GMCH_GMS_STOLEN_64M
:
447 stolen_size
= MB(64);
449 case G33_GMCH_GMS_STOLEN_128M
:
450 stolen_size
= MB(128);
452 case G33_GMCH_GMS_STOLEN_256M
:
453 stolen_size
= MB(256);
455 case INTEL_GMCH_GMS_STOLEN_96M
:
456 stolen_size
= MB(96);
458 case INTEL_GMCH_GMS_STOLEN_160M
:
459 stolen_size
= MB(160);
461 case INTEL_GMCH_GMS_STOLEN_224M
:
462 stolen_size
= MB(224);
464 case INTEL_GMCH_GMS_STOLEN_352M
:
465 stolen_size
= MB(352);
473 if (stolen_size
> 0) {
474 dev_info(&intel_private
.bridge_dev
->dev
, "detected %dK %s memory\n",
475 stolen_size
/ KB(1), local
? "local" : "stolen");
477 dev_info(&intel_private
.bridge_dev
->dev
,
478 "no pre-allocated video memory detected\n");
485 static void i965_adjust_pgetbl_size(unsigned int size_flag
)
487 u32 pgetbl_ctl
, pgetbl_ctl2
;
489 /* ensure that ppgtt is disabled */
490 pgetbl_ctl2
= readl(intel_private
.registers
+I965_PGETBL_CTL2
);
491 pgetbl_ctl2
&= ~I810_PGETBL_ENABLED
;
492 writel(pgetbl_ctl2
, intel_private
.registers
+I965_PGETBL_CTL2
);
494 /* write the new ggtt size */
495 pgetbl_ctl
= readl(intel_private
.registers
+I810_PGETBL_CTL
);
496 pgetbl_ctl
&= ~I965_PGETBL_SIZE_MASK
;
497 pgetbl_ctl
|= size_flag
;
498 writel(pgetbl_ctl
, intel_private
.registers
+I810_PGETBL_CTL
);
501 static unsigned int i965_gtt_total_entries(void)
507 pci_read_config_word(intel_private
.bridge_dev
,
508 I830_GMCH_CTRL
, &gmch_ctl
);
510 if (INTEL_GTT_GEN
== 5) {
511 switch (gmch_ctl
& G4x_GMCH_SIZE_MASK
) {
512 case G4x_GMCH_SIZE_1M
:
513 case G4x_GMCH_SIZE_VT_1M
:
514 i965_adjust_pgetbl_size(I965_PGETBL_SIZE_1MB
);
516 case G4x_GMCH_SIZE_VT_1_5M
:
517 i965_adjust_pgetbl_size(I965_PGETBL_SIZE_1_5MB
);
519 case G4x_GMCH_SIZE_2M
:
520 case G4x_GMCH_SIZE_VT_2M
:
521 i965_adjust_pgetbl_size(I965_PGETBL_SIZE_2MB
);
526 pgetbl_ctl
= readl(intel_private
.registers
+I810_PGETBL_CTL
);
528 switch (pgetbl_ctl
& I965_PGETBL_SIZE_MASK
) {
529 case I965_PGETBL_SIZE_128KB
:
532 case I965_PGETBL_SIZE_256KB
:
535 case I965_PGETBL_SIZE_512KB
:
538 /* GTT pagetable sizes bigger than 512KB are not possible on G33! */
539 case I965_PGETBL_SIZE_1MB
:
542 case I965_PGETBL_SIZE_2MB
:
545 case I965_PGETBL_SIZE_1_5MB
:
546 size
= KB(1024 + 512);
549 dev_info(&intel_private
.pcidev
->dev
,
550 "unknown page table size, assuming 512KB\n");
557 static unsigned int intel_gtt_total_entries(void)
561 if (IS_G33
|| INTEL_GTT_GEN
== 4 || INTEL_GTT_GEN
== 5)
562 return i965_gtt_total_entries();
563 else if (INTEL_GTT_GEN
== 6) {
566 pci_read_config_word(intel_private
.pcidev
, SNB_GMCH_CTRL
, &snb_gmch_ctl
);
567 switch (snb_gmch_ctl
& SNB_GTT_SIZE_MASK
) {
569 case SNB_GTT_SIZE_0M
:
570 printk(KERN_ERR
"Bad GTT size mask: 0x%04x.\n", snb_gmch_ctl
);
573 case SNB_GTT_SIZE_1M
:
576 case SNB_GTT_SIZE_2M
:
582 /* On previous hardware, the GTT size was just what was
583 * required to map the aperture.
585 return intel_private
.base
.gtt_mappable_entries
;
589 static unsigned int intel_gtt_mappable_entries(void)
591 unsigned int aperture_size
;
593 if (INTEL_GTT_GEN
== 1) {
596 pci_read_config_dword(intel_private
.bridge_dev
,
597 I810_SMRAM_MISCC
, &smram_miscc
);
599 if ((smram_miscc
& I810_GFX_MEM_WIN_SIZE
)
600 == I810_GFX_MEM_WIN_32M
)
601 aperture_size
= MB(32);
603 aperture_size
= MB(64);
604 } else if (INTEL_GTT_GEN
== 2) {
607 pci_read_config_word(intel_private
.bridge_dev
,
608 I830_GMCH_CTRL
, &gmch_ctrl
);
610 if ((gmch_ctrl
& I830_GMCH_MEM_MASK
) == I830_GMCH_MEM_64M
)
611 aperture_size
= MB(64);
613 aperture_size
= MB(128);
615 /* 9xx supports large sizes, just look at the length */
616 aperture_size
= pci_resource_len(intel_private
.pcidev
, 2);
619 return aperture_size
>> PAGE_SHIFT
;
622 static void intel_gtt_teardown_scratch_page(void)
624 set_pages_wb(intel_private
.scratch_page
, 1);
625 pci_unmap_page(intel_private
.pcidev
, intel_private
.base
.scratch_page_dma
,
626 PAGE_SIZE
, PCI_DMA_BIDIRECTIONAL
);
627 put_page(intel_private
.scratch_page
);
628 __free_page(intel_private
.scratch_page
);
631 static void intel_gtt_cleanup(void)
633 intel_private
.driver
->cleanup();
635 iounmap(intel_private
.gtt
);
636 iounmap(intel_private
.registers
);
638 intel_gtt_teardown_scratch_page();
641 static int intel_gtt_init(void)
647 ret
= intel_private
.driver
->setup();
651 intel_private
.base
.gtt_mappable_entries
= intel_gtt_mappable_entries();
652 intel_private
.base
.gtt_total_entries
= intel_gtt_total_entries();
654 /* save the PGETBL reg for resume */
655 intel_private
.PGETBL_save
=
656 readl(intel_private
.registers
+I810_PGETBL_CTL
)
657 & ~I810_PGETBL_ENABLED
;
658 /* we only ever restore the register when enabling the PGTBL... */
660 intel_private
.PGETBL_save
|= I810_PGETBL_ENABLED
;
662 dev_info(&intel_private
.bridge_dev
->dev
,
663 "detected gtt size: %dK total, %dK mappable\n",
664 intel_private
.base
.gtt_total_entries
* 4,
665 intel_private
.base
.gtt_mappable_entries
* 4);
667 gtt_map_size
= intel_private
.base
.gtt_total_entries
* 4;
669 intel_private
.gtt
= NULL
;
670 if (INTEL_GTT_GEN
< 6)
671 intel_private
.gtt
= ioremap_wc(intel_private
.gtt_bus_addr
,
673 if (intel_private
.gtt
== NULL
)
674 intel_private
.gtt
= ioremap(intel_private
.gtt_bus_addr
,
676 if (intel_private
.gtt
== NULL
) {
677 intel_private
.driver
->cleanup();
678 iounmap(intel_private
.registers
);
681 intel_private
.base
.gtt
= intel_private
.gtt
;
683 global_cache_flush(); /* FIXME: ? */
685 intel_private
.base
.stolen_size
= intel_gtt_stolen_size();
687 intel_private
.base
.needs_dmar
= USE_PCI_DMA_API
&& INTEL_GTT_GEN
> 2;
689 ret
= intel_gtt_setup_scratch_page();
695 if (INTEL_GTT_GEN
<= 2)
696 pci_read_config_dword(intel_private
.pcidev
, I810_GMADDR
,
699 pci_read_config_dword(intel_private
.pcidev
, I915_GMADDR
,
702 intel_private
.base
.gma_bus_addr
= (gma_addr
& PCI_BASE_ADDRESS_MEM_MASK
);
707 static int intel_fake_agp_fetch_size(void)
709 int num_sizes
= ARRAY_SIZE(intel_fake_agp_sizes
);
710 unsigned int aper_size
;
713 aper_size
= (intel_private
.base
.gtt_mappable_entries
<< PAGE_SHIFT
)
716 for (i
= 0; i
< num_sizes
; i
++) {
717 if (aper_size
== intel_fake_agp_sizes
[i
].size
) {
718 agp_bridge
->current_size
=
719 (void *) (intel_fake_agp_sizes
+ i
);
727 static void i830_cleanup(void)
731 /* The chipset_flush interface needs to get data that has already been
732 * flushed out of the CPU all the way out to main memory, because the GPU
733 * doesn't snoop those buffers.
735 * The 8xx series doesn't have the same lovely interface for flushing the
736 * chipset write buffers that the later chips do. According to the 865
737 * specs, it's 64 octwords, or 1KB. So, to get those previous things in
738 * that buffer out, we just fill 1KB and clflush it out, on the assumption
739 * that it'll push whatever was in there out. It appears to work.
741 static void i830_chipset_flush(void)
743 unsigned long timeout
= jiffies
+ msecs_to_jiffies(1000);
745 /* Forcibly evict everything from the CPU write buffers.
746 * clflush appears to be insufficient.
748 wbinvd_on_all_cpus();
750 /* Now we've only seen documents for this magic bit on 855GM,
751 * we hope it exists for the other gen2 chipsets...
753 * Also works as advertised on my 845G.
755 writel(readl(intel_private
.registers
+I830_HIC
) | (1<<31),
756 intel_private
.registers
+I830_HIC
);
758 while (readl(intel_private
.registers
+I830_HIC
) & (1<<31)) {
759 if (time_after(jiffies
, timeout
))
766 static void i830_write_entry(dma_addr_t addr
, unsigned int entry
,
769 u32 pte_flags
= I810_PTE_VALID
;
771 if (flags
== AGP_USER_CACHED_MEMORY
)
772 pte_flags
|= I830_PTE_SYSTEM_CACHED
;
774 writel(addr
| pte_flags
, intel_private
.gtt
+ entry
);
777 bool intel_enable_gtt(void)
781 if (INTEL_GTT_GEN
>= 6)
784 if (INTEL_GTT_GEN
== 2) {
787 pci_read_config_word(intel_private
.bridge_dev
,
788 I830_GMCH_CTRL
, &gmch_ctrl
);
789 gmch_ctrl
|= I830_GMCH_ENABLED
;
790 pci_write_config_word(intel_private
.bridge_dev
,
791 I830_GMCH_CTRL
, gmch_ctrl
);
793 pci_read_config_word(intel_private
.bridge_dev
,
794 I830_GMCH_CTRL
, &gmch_ctrl
);
795 if ((gmch_ctrl
& I830_GMCH_ENABLED
) == 0) {
796 dev_err(&intel_private
.pcidev
->dev
,
797 "failed to enable the GTT: GMCH_CTRL=%x\n",
803 /* On the resume path we may be adjusting the PGTBL value, so
804 * be paranoid and flush all chipset write buffers...
806 if (INTEL_GTT_GEN
>= 3)
807 writel(0, intel_private
.registers
+GFX_FLSH_CNTL
);
809 reg
= intel_private
.registers
+I810_PGETBL_CTL
;
810 writel(intel_private
.PGETBL_save
, reg
);
811 if (HAS_PGTBL_EN
&& (readl(reg
) & I810_PGETBL_ENABLED
) == 0) {
812 dev_err(&intel_private
.pcidev
->dev
,
813 "failed to enable the GTT: PGETBL=%x [expected %x]\n",
814 readl(reg
), intel_private
.PGETBL_save
);
818 if (INTEL_GTT_GEN
>= 3)
819 writel(0, intel_private
.registers
+GFX_FLSH_CNTL
);
823 EXPORT_SYMBOL(intel_enable_gtt
);
825 static int i830_setup(void)
829 pci_read_config_dword(intel_private
.pcidev
, I810_MMADDR
, ®_addr
);
830 reg_addr
&= 0xfff80000;
832 intel_private
.registers
= ioremap(reg_addr
, KB(64));
833 if (!intel_private
.registers
)
836 intel_private
.gtt_bus_addr
= reg_addr
+ I810_PTE_BASE
;
841 static int intel_fake_agp_create_gatt_table(struct agp_bridge_data
*bridge
)
843 agp_bridge
->gatt_table_real
= NULL
;
844 agp_bridge
->gatt_table
= NULL
;
845 agp_bridge
->gatt_bus_addr
= 0;
850 static int intel_fake_agp_free_gatt_table(struct agp_bridge_data
*bridge
)
855 static int intel_fake_agp_configure(void)
857 if (!intel_enable_gtt())
860 intel_private
.clear_fake_agp
= true;
861 agp_bridge
->gart_bus_addr
= intel_private
.base
.gma_bus_addr
;
866 static bool i830_check_flags(unsigned int flags
)
870 case AGP_PHYS_MEMORY
:
871 case AGP_USER_CACHED_MEMORY
:
872 case AGP_USER_MEMORY
:
879 void intel_gtt_insert_sg_entries(struct sg_table
*st
,
880 unsigned int pg_start
,
883 struct scatterlist
*sg
;
889 /* sg may merge pages, but we have to separate
890 * per-page addr for GTT */
891 for_each_sg(st
->sgl
, sg
, st
->nents
, i
) {
892 len
= sg_dma_len(sg
) >> PAGE_SHIFT
;
893 for (m
= 0; m
< len
; m
++) {
894 dma_addr_t addr
= sg_dma_address(sg
) + (m
<< PAGE_SHIFT
);
895 intel_private
.driver
->write_entry(addr
, j
, flags
);
899 readl(intel_private
.gtt
+j
-1);
901 EXPORT_SYMBOL(intel_gtt_insert_sg_entries
);
903 static void intel_gtt_insert_pages(unsigned int first_entry
,
904 unsigned int num_entries
,
910 for (i
= 0, j
= first_entry
; i
< num_entries
; i
++, j
++) {
911 dma_addr_t addr
= page_to_phys(pages
[i
]);
912 intel_private
.driver
->write_entry(addr
,
915 readl(intel_private
.gtt
+j
-1);
918 static int intel_fake_agp_insert_entries(struct agp_memory
*mem
,
919 off_t pg_start
, int type
)
923 if (intel_private
.base
.do_idle_maps
)
926 if (intel_private
.clear_fake_agp
) {
927 int start
= intel_private
.base
.stolen_size
/ PAGE_SIZE
;
928 int end
= intel_private
.base
.gtt_mappable_entries
;
929 intel_gtt_clear_range(start
, end
- start
);
930 intel_private
.clear_fake_agp
= false;
933 if (INTEL_GTT_GEN
== 1 && type
== AGP_DCACHE_MEMORY
)
934 return i810_insert_dcache_entries(mem
, pg_start
, type
);
936 if (mem
->page_count
== 0)
939 if (pg_start
+ mem
->page_count
> intel_private
.base
.gtt_total_entries
)
942 if (type
!= mem
->type
)
945 if (!intel_private
.driver
->check_flags(type
))
948 if (!mem
->is_flushed
)
949 global_cache_flush();
951 if (intel_private
.base
.needs_dmar
) {
954 ret
= intel_gtt_map_memory(mem
->pages
, mem
->page_count
, &st
);
958 intel_gtt_insert_sg_entries(&st
, pg_start
, type
);
959 mem
->sg_list
= st
.sgl
;
960 mem
->num_sg
= st
.nents
;
962 intel_gtt_insert_pages(pg_start
, mem
->page_count
, mem
->pages
,
968 mem
->is_flushed
= true;
972 void intel_gtt_clear_range(unsigned int first_entry
, unsigned int num_entries
)
976 for (i
= first_entry
; i
< (first_entry
+ num_entries
); i
++) {
977 intel_private
.driver
->write_entry(intel_private
.base
.scratch_page_dma
,
980 readl(intel_private
.gtt
+i
-1);
982 EXPORT_SYMBOL(intel_gtt_clear_range
);
984 static int intel_fake_agp_remove_entries(struct agp_memory
*mem
,
985 off_t pg_start
, int type
)
987 if (mem
->page_count
== 0)
990 if (intel_private
.base
.do_idle_maps
)
993 intel_gtt_clear_range(pg_start
, mem
->page_count
);
995 if (intel_private
.base
.needs_dmar
) {
996 intel_gtt_unmap_memory(mem
->sg_list
, mem
->num_sg
);
1004 static struct agp_memory
*intel_fake_agp_alloc_by_type(size_t pg_count
,
1007 struct agp_memory
*new;
1009 if (type
== AGP_DCACHE_MEMORY
&& INTEL_GTT_GEN
== 1) {
1010 if (pg_count
!= intel_private
.num_dcache_entries
)
1013 new = agp_create_memory(1);
1017 new->type
= AGP_DCACHE_MEMORY
;
1018 new->page_count
= pg_count
;
1019 new->num_scratch_pages
= 0;
1020 agp_free_page_array(new);
1023 if (type
== AGP_PHYS_MEMORY
)
1024 return alloc_agpphysmem_i8xx(pg_count
, type
);
1025 /* always return NULL for other allocation types for now */
1029 static int intel_alloc_chipset_flush_resource(void)
1032 ret
= pci_bus_alloc_resource(intel_private
.bridge_dev
->bus
, &intel_private
.ifp_resource
, PAGE_SIZE
,
1033 PAGE_SIZE
, PCIBIOS_MIN_MEM
, 0,
1034 pcibios_align_resource
, intel_private
.bridge_dev
);
1039 static void intel_i915_setup_chipset_flush(void)
1044 pci_read_config_dword(intel_private
.bridge_dev
, I915_IFPADDR
, &temp
);
1045 if (!(temp
& 0x1)) {
1046 intel_alloc_chipset_flush_resource();
1047 intel_private
.resource_valid
= 1;
1048 pci_write_config_dword(intel_private
.bridge_dev
, I915_IFPADDR
, (intel_private
.ifp_resource
.start
& 0xffffffff) | 0x1);
1052 intel_private
.resource_valid
= 1;
1053 intel_private
.ifp_resource
.start
= temp
;
1054 intel_private
.ifp_resource
.end
= temp
+ PAGE_SIZE
;
1055 ret
= request_resource(&iomem_resource
, &intel_private
.ifp_resource
);
1056 /* some BIOSes reserve this area in a pnp some don't */
1058 intel_private
.resource_valid
= 0;
1062 static void intel_i965_g33_setup_chipset_flush(void)
1064 u32 temp_hi
, temp_lo
;
1067 pci_read_config_dword(intel_private
.bridge_dev
, I965_IFPADDR
+ 4, &temp_hi
);
1068 pci_read_config_dword(intel_private
.bridge_dev
, I965_IFPADDR
, &temp_lo
);
1070 if (!(temp_lo
& 0x1)) {
1072 intel_alloc_chipset_flush_resource();
1074 intel_private
.resource_valid
= 1;
1075 pci_write_config_dword(intel_private
.bridge_dev
, I965_IFPADDR
+ 4,
1076 upper_32_bits(intel_private
.ifp_resource
.start
));
1077 pci_write_config_dword(intel_private
.bridge_dev
, I965_IFPADDR
, (intel_private
.ifp_resource
.start
& 0xffffffff) | 0x1);
1082 l64
= ((u64
)temp_hi
<< 32) | temp_lo
;
1084 intel_private
.resource_valid
= 1;
1085 intel_private
.ifp_resource
.start
= l64
;
1086 intel_private
.ifp_resource
.end
= l64
+ PAGE_SIZE
;
1087 ret
= request_resource(&iomem_resource
, &intel_private
.ifp_resource
);
1088 /* some BIOSes reserve this area in a pnp some don't */
1090 intel_private
.resource_valid
= 0;
1094 static void intel_i9xx_setup_flush(void)
1096 /* return if already configured */
1097 if (intel_private
.ifp_resource
.start
)
1100 if (INTEL_GTT_GEN
== 6)
1103 /* setup a resource for this object */
1104 intel_private
.ifp_resource
.name
= "Intel Flush Page";
1105 intel_private
.ifp_resource
.flags
= IORESOURCE_MEM
;
1107 /* Setup chipset flush for 915 */
1108 if (IS_G33
|| INTEL_GTT_GEN
>= 4) {
1109 intel_i965_g33_setup_chipset_flush();
1111 intel_i915_setup_chipset_flush();
1114 if (intel_private
.ifp_resource
.start
)
1115 intel_private
.i9xx_flush_page
= ioremap_nocache(intel_private
.ifp_resource
.start
, PAGE_SIZE
);
1116 if (!intel_private
.i9xx_flush_page
)
1117 dev_err(&intel_private
.pcidev
->dev
,
1118 "can't ioremap flush page - no chipset flushing\n");
1121 static void i9xx_cleanup(void)
1123 if (intel_private
.i9xx_flush_page
)
1124 iounmap(intel_private
.i9xx_flush_page
);
1125 if (intel_private
.resource_valid
)
1126 release_resource(&intel_private
.ifp_resource
);
1127 intel_private
.ifp_resource
.start
= 0;
1128 intel_private
.resource_valid
= 0;
1131 static void i9xx_chipset_flush(void)
1133 if (intel_private
.i9xx_flush_page
)
1134 writel(1, intel_private
.i9xx_flush_page
);
1137 static void i965_write_entry(dma_addr_t addr
,
1143 pte_flags
= I810_PTE_VALID
;
1144 if (flags
== AGP_USER_CACHED_MEMORY
)
1145 pte_flags
|= I830_PTE_SYSTEM_CACHED
;
1147 /* Shift high bits down */
1148 addr
|= (addr
>> 28) & 0xf0;
1149 writel(addr
| pte_flags
, intel_private
.gtt
+ entry
);
1152 static bool gen6_check_flags(unsigned int flags
)
1157 static void haswell_write_entry(dma_addr_t addr
, unsigned int entry
,
1160 unsigned int type_mask
= flags
& ~AGP_USER_CACHED_MEMORY_GFDT
;
1161 unsigned int gfdt
= flags
& AGP_USER_CACHED_MEMORY_GFDT
;
1164 if (type_mask
== AGP_USER_MEMORY
)
1165 pte_flags
= HSW_PTE_UNCACHED
| I810_PTE_VALID
;
1166 else if (type_mask
== AGP_USER_CACHED_MEMORY_LLC_MLC
) {
1167 pte_flags
= GEN6_PTE_LLC_MLC
| I810_PTE_VALID
;
1169 pte_flags
|= GEN6_PTE_GFDT
;
1170 } else { /* set 'normal'/'cached' to LLC by default */
1171 pte_flags
= GEN6_PTE_LLC
| I810_PTE_VALID
;
1173 pte_flags
|= GEN6_PTE_GFDT
;
1176 /* gen6 has bit11-4 for physical addr bit39-32 */
1177 addr
|= (addr
>> 28) & 0xff0;
1178 writel(addr
| pte_flags
, intel_private
.gtt
+ entry
);
1181 static void gen6_write_entry(dma_addr_t addr
, unsigned int entry
,
1184 unsigned int type_mask
= flags
& ~AGP_USER_CACHED_MEMORY_GFDT
;
1185 unsigned int gfdt
= flags
& AGP_USER_CACHED_MEMORY_GFDT
;
1188 if (type_mask
== AGP_USER_MEMORY
)
1189 pte_flags
= GEN6_PTE_UNCACHED
| I810_PTE_VALID
;
1190 else if (type_mask
== AGP_USER_CACHED_MEMORY_LLC_MLC
) {
1191 pte_flags
= GEN6_PTE_LLC_MLC
| I810_PTE_VALID
;
1193 pte_flags
|= GEN6_PTE_GFDT
;
1194 } else { /* set 'normal'/'cached' to LLC by default */
1195 pte_flags
= GEN6_PTE_LLC
| I810_PTE_VALID
;
1197 pte_flags
|= GEN6_PTE_GFDT
;
1200 /* gen6 has bit11-4 for physical addr bit39-32 */
1201 addr
|= (addr
>> 28) & 0xff0;
1202 writel(addr
| pte_flags
, intel_private
.gtt
+ entry
);
1205 static void valleyview_write_entry(dma_addr_t addr
, unsigned int entry
,
1208 unsigned int type_mask
= flags
& ~AGP_USER_CACHED_MEMORY_GFDT
;
1209 unsigned int gfdt
= flags
& AGP_USER_CACHED_MEMORY_GFDT
;
1212 if (type_mask
== AGP_USER_MEMORY
)
1213 pte_flags
= GEN6_PTE_UNCACHED
| I810_PTE_VALID
;
1215 pte_flags
= GEN6_PTE_LLC
| I810_PTE_VALID
;
1217 pte_flags
|= GEN6_PTE_GFDT
;
1220 /* gen6 has bit11-4 for physical addr bit39-32 */
1221 addr
|= (addr
>> 28) & 0xff0;
1222 writel(addr
| pte_flags
, intel_private
.gtt
+ entry
);
1224 writel(1, intel_private
.registers
+ GFX_FLSH_CNTL_VLV
);
1227 static void gen6_cleanup(void)
1231 /* Certain Gen5 chipsets require require idling the GPU before
1232 * unmapping anything from the GTT when VT-d is enabled.
1234 static inline int needs_idle_maps(void)
1236 #ifdef CONFIG_INTEL_IOMMU
1237 const unsigned short gpu_devid
= intel_private
.pcidev
->device
;
1239 /* Query intel_iommu to see if we need the workaround. Presumably that
1242 if ((gpu_devid
== PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB
||
1243 gpu_devid
== PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG
) &&
1244 intel_iommu_gfx_mapped
)
1250 static int i9xx_setup(void)
1255 pci_read_config_dword(intel_private
.pcidev
, I915_MMADDR
, ®_addr
);
1257 reg_addr
&= 0xfff80000;
1259 if (INTEL_GTT_GEN
>= 7)
1262 intel_private
.registers
= ioremap(reg_addr
, size
);
1263 if (!intel_private
.registers
)
1266 if (INTEL_GTT_GEN
== 3) {
1269 pci_read_config_dword(intel_private
.pcidev
,
1270 I915_PTEADDR
, >t_addr
);
1271 intel_private
.gtt_bus_addr
= gtt_addr
;
1275 switch (INTEL_GTT_GEN
) {
1283 gtt_offset
= KB(512);
1286 intel_private
.gtt_bus_addr
= reg_addr
+ gtt_offset
;
1289 if (needs_idle_maps())
1290 intel_private
.base
.do_idle_maps
= 1;
1292 intel_i9xx_setup_flush();
1297 static const struct agp_bridge_driver intel_fake_agp_driver
= {
1298 .owner
= THIS_MODULE
,
1299 .size_type
= FIXED_APER_SIZE
,
1300 .aperture_sizes
= intel_fake_agp_sizes
,
1301 .num_aperture_sizes
= ARRAY_SIZE(intel_fake_agp_sizes
),
1302 .configure
= intel_fake_agp_configure
,
1303 .fetch_size
= intel_fake_agp_fetch_size
,
1304 .cleanup
= intel_gtt_cleanup
,
1305 .agp_enable
= intel_fake_agp_enable
,
1306 .cache_flush
= global_cache_flush
,
1307 .create_gatt_table
= intel_fake_agp_create_gatt_table
,
1308 .free_gatt_table
= intel_fake_agp_free_gatt_table
,
1309 .insert_memory
= intel_fake_agp_insert_entries
,
1310 .remove_memory
= intel_fake_agp_remove_entries
,
1311 .alloc_by_type
= intel_fake_agp_alloc_by_type
,
1312 .free_by_type
= intel_i810_free_by_type
,
1313 .agp_alloc_page
= agp_generic_alloc_page
,
1314 .agp_alloc_pages
= agp_generic_alloc_pages
,
1315 .agp_destroy_page
= agp_generic_destroy_page
,
1316 .agp_destroy_pages
= agp_generic_destroy_pages
,
1319 static const struct intel_gtt_driver i81x_gtt_driver
= {
1321 .has_pgtbl_enable
= 1,
1322 .dma_mask_size
= 32,
1323 .setup
= i810_setup
,
1324 .cleanup
= i810_cleanup
,
1325 .check_flags
= i830_check_flags
,
1326 .write_entry
= i810_write_entry
,
1328 static const struct intel_gtt_driver i8xx_gtt_driver
= {
1330 .has_pgtbl_enable
= 1,
1331 .setup
= i830_setup
,
1332 .cleanup
= i830_cleanup
,
1333 .write_entry
= i830_write_entry
,
1334 .dma_mask_size
= 32,
1335 .check_flags
= i830_check_flags
,
1336 .chipset_flush
= i830_chipset_flush
,
1338 static const struct intel_gtt_driver i915_gtt_driver
= {
1340 .has_pgtbl_enable
= 1,
1341 .setup
= i9xx_setup
,
1342 .cleanup
= i9xx_cleanup
,
1343 /* i945 is the last gpu to need phys mem (for overlay and cursors). */
1344 .write_entry
= i830_write_entry
,
1345 .dma_mask_size
= 32,
1346 .check_flags
= i830_check_flags
,
1347 .chipset_flush
= i9xx_chipset_flush
,
1349 static const struct intel_gtt_driver g33_gtt_driver
= {
1352 .setup
= i9xx_setup
,
1353 .cleanup
= i9xx_cleanup
,
1354 .write_entry
= i965_write_entry
,
1355 .dma_mask_size
= 36,
1356 .check_flags
= i830_check_flags
,
1357 .chipset_flush
= i9xx_chipset_flush
,
1359 static const struct intel_gtt_driver pineview_gtt_driver
= {
1361 .is_pineview
= 1, .is_g33
= 1,
1362 .setup
= i9xx_setup
,
1363 .cleanup
= i9xx_cleanup
,
1364 .write_entry
= i965_write_entry
,
1365 .dma_mask_size
= 36,
1366 .check_flags
= i830_check_flags
,
1367 .chipset_flush
= i9xx_chipset_flush
,
1369 static const struct intel_gtt_driver i965_gtt_driver
= {
1371 .has_pgtbl_enable
= 1,
1372 .setup
= i9xx_setup
,
1373 .cleanup
= i9xx_cleanup
,
1374 .write_entry
= i965_write_entry
,
1375 .dma_mask_size
= 36,
1376 .check_flags
= i830_check_flags
,
1377 .chipset_flush
= i9xx_chipset_flush
,
1379 static const struct intel_gtt_driver g4x_gtt_driver
= {
1381 .setup
= i9xx_setup
,
1382 .cleanup
= i9xx_cleanup
,
1383 .write_entry
= i965_write_entry
,
1384 .dma_mask_size
= 36,
1385 .check_flags
= i830_check_flags
,
1386 .chipset_flush
= i9xx_chipset_flush
,
1388 static const struct intel_gtt_driver ironlake_gtt_driver
= {
1391 .setup
= i9xx_setup
,
1392 .cleanup
= i9xx_cleanup
,
1393 .write_entry
= i965_write_entry
,
1394 .dma_mask_size
= 36,
1395 .check_flags
= i830_check_flags
,
1396 .chipset_flush
= i9xx_chipset_flush
,
1398 static const struct intel_gtt_driver sandybridge_gtt_driver
= {
1400 .setup
= i9xx_setup
,
1401 .cleanup
= gen6_cleanup
,
1402 .write_entry
= gen6_write_entry
,
1403 .dma_mask_size
= 40,
1404 .check_flags
= gen6_check_flags
,
1405 .chipset_flush
= i9xx_chipset_flush
,
1407 static const struct intel_gtt_driver haswell_gtt_driver
= {
1409 .setup
= i9xx_setup
,
1410 .cleanup
= gen6_cleanup
,
1411 .write_entry
= haswell_write_entry
,
1412 .dma_mask_size
= 40,
1413 .check_flags
= gen6_check_flags
,
1414 .chipset_flush
= i9xx_chipset_flush
,
1416 static const struct intel_gtt_driver valleyview_gtt_driver
= {
1418 .setup
= i9xx_setup
,
1419 .cleanup
= gen6_cleanup
,
1420 .write_entry
= valleyview_write_entry
,
1421 .dma_mask_size
= 40,
1422 .check_flags
= gen6_check_flags
,
1425 /* Table to describe Intel GMCH and AGP/PCIE GART drivers. At least one of
1426 * driver and gmch_driver must be non-null, and find_gmch will determine
1427 * which one should be used if a gmch_chip_id is present.
1429 static const struct intel_gtt_driver_description
{
1430 unsigned int gmch_chip_id
;
1432 const struct intel_gtt_driver
*gtt_driver
;
1433 } intel_gtt_chipsets
[] = {
1434 { PCI_DEVICE_ID_INTEL_82810_IG1
, "i810",
1436 { PCI_DEVICE_ID_INTEL_82810_IG3
, "i810",
1438 { PCI_DEVICE_ID_INTEL_82810E_IG
, "i810",
1440 { PCI_DEVICE_ID_INTEL_82815_CGC
, "i815",
1442 { PCI_DEVICE_ID_INTEL_82830_CGC
, "830M",
1444 { PCI_DEVICE_ID_INTEL_82845G_IG
, "845G",
1446 { PCI_DEVICE_ID_INTEL_82854_IG
, "854",
1448 { PCI_DEVICE_ID_INTEL_82855GM_IG
, "855GM",
1450 { PCI_DEVICE_ID_INTEL_82865_IG
, "865",
1452 { PCI_DEVICE_ID_INTEL_E7221_IG
, "E7221 (i915)",
1454 { PCI_DEVICE_ID_INTEL_82915G_IG
, "915G",
1456 { PCI_DEVICE_ID_INTEL_82915GM_IG
, "915GM",
1458 { PCI_DEVICE_ID_INTEL_82945G_IG
, "945G",
1460 { PCI_DEVICE_ID_INTEL_82945GM_IG
, "945GM",
1462 { PCI_DEVICE_ID_INTEL_82945GME_IG
, "945GME",
1464 { PCI_DEVICE_ID_INTEL_82946GZ_IG
, "946GZ",
1466 { PCI_DEVICE_ID_INTEL_82G35_IG
, "G35",
1468 { PCI_DEVICE_ID_INTEL_82965Q_IG
, "965Q",
1470 { PCI_DEVICE_ID_INTEL_82965G_IG
, "965G",
1472 { PCI_DEVICE_ID_INTEL_82965GM_IG
, "965GM",
1474 { PCI_DEVICE_ID_INTEL_82965GME_IG
, "965GME/GLE",
1476 { PCI_DEVICE_ID_INTEL_G33_IG
, "G33",
1478 { PCI_DEVICE_ID_INTEL_Q35_IG
, "Q35",
1480 { PCI_DEVICE_ID_INTEL_Q33_IG
, "Q33",
1482 { PCI_DEVICE_ID_INTEL_PINEVIEW_M_IG
, "GMA3150",
1483 &pineview_gtt_driver
},
1484 { PCI_DEVICE_ID_INTEL_PINEVIEW_IG
, "GMA3150",
1485 &pineview_gtt_driver
},
1486 { PCI_DEVICE_ID_INTEL_GM45_IG
, "GM45",
1488 { PCI_DEVICE_ID_INTEL_EAGLELAKE_IG
, "Eaglelake",
1490 { PCI_DEVICE_ID_INTEL_Q45_IG
, "Q45/Q43",
1492 { PCI_DEVICE_ID_INTEL_G45_IG
, "G45/G43",
1494 { PCI_DEVICE_ID_INTEL_B43_IG
, "B43",
1496 { PCI_DEVICE_ID_INTEL_B43_1_IG
, "B43",
1498 { PCI_DEVICE_ID_INTEL_G41_IG
, "G41",
1500 { PCI_DEVICE_ID_INTEL_IRONLAKE_D_IG
,
1501 "HD Graphics", &ironlake_gtt_driver
},
1502 { PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG
,
1503 "HD Graphics", &ironlake_gtt_driver
},
1504 { PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT1_IG
,
1505 "Sandybridge", &sandybridge_gtt_driver
},
1506 { PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT2_IG
,
1507 "Sandybridge", &sandybridge_gtt_driver
},
1508 { PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT2_PLUS_IG
,
1509 "Sandybridge", &sandybridge_gtt_driver
},
1510 { PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT1_IG
,
1511 "Sandybridge", &sandybridge_gtt_driver
},
1512 { PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT2_IG
,
1513 "Sandybridge", &sandybridge_gtt_driver
},
1514 { PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT2_PLUS_IG
,
1515 "Sandybridge", &sandybridge_gtt_driver
},
1516 { PCI_DEVICE_ID_INTEL_SANDYBRIDGE_S_IG
,
1517 "Sandybridge", &sandybridge_gtt_driver
},
1518 { PCI_DEVICE_ID_INTEL_IVYBRIDGE_GT1_IG
,
1519 "Ivybridge", &sandybridge_gtt_driver
},
1520 { PCI_DEVICE_ID_INTEL_IVYBRIDGE_GT2_IG
,
1521 "Ivybridge", &sandybridge_gtt_driver
},
1522 { PCI_DEVICE_ID_INTEL_IVYBRIDGE_M_GT1_IG
,
1523 "Ivybridge", &sandybridge_gtt_driver
},
1524 { PCI_DEVICE_ID_INTEL_IVYBRIDGE_M_GT2_IG
,
1525 "Ivybridge", &sandybridge_gtt_driver
},
1526 { PCI_DEVICE_ID_INTEL_IVYBRIDGE_S_GT1_IG
,
1527 "Ivybridge", &sandybridge_gtt_driver
},
1528 { PCI_DEVICE_ID_INTEL_IVYBRIDGE_S_GT2_IG
,
1529 "Ivybridge", &sandybridge_gtt_driver
},
1530 { PCI_DEVICE_ID_INTEL_VALLEYVIEW_IG
,
1531 "ValleyView", &valleyview_gtt_driver
},
1532 { PCI_DEVICE_ID_INTEL_HASWELL_D_GT1_IG
,
1533 "Haswell", &haswell_gtt_driver
},
1534 { PCI_DEVICE_ID_INTEL_HASWELL_D_GT2_IG
,
1535 "Haswell", &haswell_gtt_driver
},
1536 { PCI_DEVICE_ID_INTEL_HASWELL_D_GT2_PLUS_IG
,
1537 "Haswell", &haswell_gtt_driver
},
1538 { PCI_DEVICE_ID_INTEL_HASWELL_M_GT1_IG
,
1539 "Haswell", &haswell_gtt_driver
},
1540 { PCI_DEVICE_ID_INTEL_HASWELL_M_GT2_IG
,
1541 "Haswell", &haswell_gtt_driver
},
1542 { PCI_DEVICE_ID_INTEL_HASWELL_M_GT2_PLUS_IG
,
1543 "Haswell", &haswell_gtt_driver
},
1544 { PCI_DEVICE_ID_INTEL_HASWELL_S_GT1_IG
,
1545 "Haswell", &haswell_gtt_driver
},
1546 { PCI_DEVICE_ID_INTEL_HASWELL_S_GT2_IG
,
1547 "Haswell", &haswell_gtt_driver
},
1548 { PCI_DEVICE_ID_INTEL_HASWELL_S_GT2_PLUS_IG
,
1549 "Haswell", &haswell_gtt_driver
},
1550 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_D_GT1_IG
,
1551 "Haswell", &haswell_gtt_driver
},
1552 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_D_GT2_IG
,
1553 "Haswell", &haswell_gtt_driver
},
1554 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_D_GT2_PLUS_IG
,
1555 "Haswell", &haswell_gtt_driver
},
1556 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_M_GT1_IG
,
1557 "Haswell", &haswell_gtt_driver
},
1558 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_M_GT2_IG
,
1559 "Haswell", &haswell_gtt_driver
},
1560 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_M_GT2_PLUS_IG
,
1561 "Haswell", &haswell_gtt_driver
},
1562 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_S_GT1_IG
,
1563 "Haswell", &haswell_gtt_driver
},
1564 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_S_GT2_IG
,
1565 "Haswell", &haswell_gtt_driver
},
1566 { PCI_DEVICE_ID_INTEL_HASWELL_SDV_S_GT2_PLUS_IG
,
1567 "Haswell", &haswell_gtt_driver
},
1568 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_D_GT1_IG
,
1569 "Haswell", &haswell_gtt_driver
},
1570 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_D_GT2_IG
,
1571 "Haswell", &haswell_gtt_driver
},
1572 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_D_GT2_PLUS_IG
,
1573 "Haswell", &haswell_gtt_driver
},
1574 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_M_GT1_IG
,
1575 "Haswell", &haswell_gtt_driver
},
1576 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_M_GT2_IG
,
1577 "Haswell", &haswell_gtt_driver
},
1578 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_M_GT2_PLUS_IG
,
1579 "Haswell", &haswell_gtt_driver
},
1580 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_S_GT1_IG
,
1581 "Haswell", &haswell_gtt_driver
},
1582 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_S_GT2_IG
,
1583 "Haswell", &haswell_gtt_driver
},
1584 { PCI_DEVICE_ID_INTEL_HASWELL_ULT_S_GT2_PLUS_IG
,
1585 "Haswell", &haswell_gtt_driver
},
1586 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_D_GT1_IG
,
1587 "Haswell", &haswell_gtt_driver
},
1588 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_D_GT2_IG
,
1589 "Haswell", &haswell_gtt_driver
},
1590 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_D_GT2_PLUS_IG
,
1591 "Haswell", &haswell_gtt_driver
},
1592 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_M_GT1_IG
,
1593 "Haswell", &haswell_gtt_driver
},
1594 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_M_GT2_IG
,
1595 "Haswell", &haswell_gtt_driver
},
1596 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_M_GT2_PLUS_IG
,
1597 "Haswell", &haswell_gtt_driver
},
1598 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_S_GT1_IG
,
1599 "Haswell", &haswell_gtt_driver
},
1600 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_S_GT2_IG
,
1601 "Haswell", &haswell_gtt_driver
},
1602 { PCI_DEVICE_ID_INTEL_HASWELL_CRW_S_GT2_PLUS_IG
,
1603 "Haswell", &haswell_gtt_driver
},
1607 static int find_gmch(u16 device
)
1609 struct pci_dev
*gmch_device
;
1611 gmch_device
= pci_get_device(PCI_VENDOR_ID_INTEL
, device
, NULL
);
1612 if (gmch_device
&& PCI_FUNC(gmch_device
->devfn
) != 0) {
1613 gmch_device
= pci_get_device(PCI_VENDOR_ID_INTEL
,
1614 device
, gmch_device
);
1620 intel_private
.pcidev
= gmch_device
;
1624 int intel_gmch_probe(struct pci_dev
*bridge_pdev
, struct pci_dev
*gpu_pdev
,
1625 struct agp_bridge_data
*bridge
)
1630 * Can be called from the fake agp driver but also directly from
1631 * drm/i915.ko. Hence we need to check whether everything is set up
1634 if (intel_private
.driver
) {
1635 intel_private
.refcount
++;
1639 for (i
= 0; intel_gtt_chipsets
[i
].name
!= NULL
; i
++) {
1641 if (gpu_pdev
->device
==
1642 intel_gtt_chipsets
[i
].gmch_chip_id
) {
1643 intel_private
.pcidev
= pci_dev_get(gpu_pdev
);
1644 intel_private
.driver
=
1645 intel_gtt_chipsets
[i
].gtt_driver
;
1649 } else if (find_gmch(intel_gtt_chipsets
[i
].gmch_chip_id
)) {
1650 intel_private
.driver
=
1651 intel_gtt_chipsets
[i
].gtt_driver
;
1656 if (!intel_private
.driver
)
1659 intel_private
.refcount
++;
1662 bridge
->driver
= &intel_fake_agp_driver
;
1663 bridge
->dev_private_data
= &intel_private
;
1664 bridge
->dev
= bridge_pdev
;
1667 intel_private
.bridge_dev
= pci_dev_get(bridge_pdev
);
1669 dev_info(&bridge_pdev
->dev
, "Intel %s Chipset\n", intel_gtt_chipsets
[i
].name
);
1671 mask
= intel_private
.driver
->dma_mask_size
;
1672 if (pci_set_dma_mask(intel_private
.pcidev
, DMA_BIT_MASK(mask
)))
1673 dev_err(&intel_private
.pcidev
->dev
,
1674 "set gfx device dma mask %d-bit failed!\n", mask
);
1676 pci_set_consistent_dma_mask(intel_private
.pcidev
,
1677 DMA_BIT_MASK(mask
));
1679 if (intel_gtt_init() != 0) {
1680 intel_gmch_remove();
1687 EXPORT_SYMBOL(intel_gmch_probe
);
1689 const struct intel_gtt
*intel_gtt_get(void)
1691 return &intel_private
.base
;
1693 EXPORT_SYMBOL(intel_gtt_get
);
1695 void intel_gtt_chipset_flush(void)
1697 if (intel_private
.driver
->chipset_flush
)
1698 intel_private
.driver
->chipset_flush();
1700 EXPORT_SYMBOL(intel_gtt_chipset_flush
);
1702 void intel_gmch_remove(void)
1704 if (--intel_private
.refcount
)
1707 if (intel_private
.pcidev
)
1708 pci_dev_put(intel_private
.pcidev
);
1709 if (intel_private
.bridge_dev
)
1710 pci_dev_put(intel_private
.bridge_dev
);
1711 intel_private
.driver
= NULL
;
1713 EXPORT_SYMBOL(intel_gmch_remove
);
1715 MODULE_AUTHOR("Dave Jones <davej@redhat.com>");
1716 MODULE_LICENSE("GPL and additional rights");