projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge tag 'v3.4-rc6' into drm-intel-next
[deliverable/linux.git] / drivers / gpu / drm / i915 / i915_debugfs.c
1 /*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 * Keith Packard <keithp@keithp.com>
26 *
27 */
28
29 #include <linux/seq_file.h>
30 #include <linux/debugfs.h>
31 #include <linux/slab.h>
32 #include <linux/export.h>
33 #include "drmP.h"
34 #include "drm.h"
35 #include "intel_drv.h"
36 #include "intel_ringbuffer.h"
37 #include "i915_drm.h"
38 #include "i915_drv.h"
39
40 #define DRM_I915_RING_DEBUG 1
41
42
43 #if defined(CONFIG_DEBUG_FS)
44
45 enum {
46 ACTIVE_LIST,
47 FLUSHING_LIST,
48 INACTIVE_LIST,
49 PINNED_LIST,
50 DEFERRED_FREE_LIST,
51 };
52
53 static const char *yesno(int v)
54 {
55 return v ? "yes" : "no";
56 }
57
58 static int i915_capabilities(struct seq_file *m, void *data)
59 {
60 struct drm_info_node *node = (struct drm_info_node *) m->private;
61 struct drm_device *dev = node->minor->dev;
62 const struct intel_device_info *info = INTEL_INFO(dev);
63
64 seq_printf(m, "gen: %d\n", info->gen);
65 seq_printf(m, "pch: %d\n", INTEL_PCH_TYPE(dev));
66 #define B(x) seq_printf(m, #x ": %s\n", yesno(info->x))
67 B(is_mobile);
68 B(is_i85x);
69 B(is_i915g);
70 B(is_i945gm);
71 B(is_g33);
72 B(need_gfx_hws);
73 B(is_g4x);
74 B(is_pineview);
75 B(is_broadwater);
76 B(is_crestline);
77 B(has_fbc);
78 B(has_pipe_cxsr);
79 B(has_hotplug);
80 B(cursor_needs_physical);
81 B(has_overlay);
82 B(overlay_needs_physical);
83 B(supports_tv);
84 B(has_bsd_ring);
85 B(has_blt_ring);
86 B(has_llc);
87 #undef B
88
89 return 0;
90 }
91
92 static const char *get_pin_flag(struct drm_i915_gem_object *obj)
93 {
94 if (obj->user_pin_count > 0)
95 return "P";
96 else if (obj->pin_count > 0)
97 return "p";
98 else
99 return " ";
100 }
101
102 static const char *get_tiling_flag(struct drm_i915_gem_object *obj)
103 {
104 switch (obj->tiling_mode) {
105 default:
106 case I915_TILING_NONE: return " ";
107 case I915_TILING_X: return "X";
108 case I915_TILING_Y: return "Y";
109 }
110 }
111
112 static const char *cache_level_str(int type)
113 {
114 switch (type) {
115 case I915_CACHE_NONE: return " uncached";
116 case I915_CACHE_LLC: return " snooped (LLC)";
117 case I915_CACHE_LLC_MLC: return " snooped (LLC+MLC)";
118 default: return "";
119 }
120 }
121
122 static void
123 describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj)
124 {
125 seq_printf(m, "%p: %s%s %8zdKiB %04x %04x %d %d%s%s%s",
126 &obj->base,
127 get_pin_flag(obj),
128 get_tiling_flag(obj),
129 obj->base.size / 1024,
130 obj->base.read_domains,
131 obj->base.write_domain,
132 obj->last_rendering_seqno,
133 obj->last_fenced_seqno,
134 cache_level_str(obj->cache_level),
135 obj->dirty ? " dirty" : "",
136 obj->madv == I915_MADV_DONTNEED ? " purgeable" : "");
137 if (obj->base.name)
138 seq_printf(m, " (name: %d)", obj->base.name);
139 if (obj->fence_reg != I915_FENCE_REG_NONE)
140 seq_printf(m, " (fence: %d)", obj->fence_reg);
141 if (obj->gtt_space != NULL)
142 seq_printf(m, " (gtt offset: %08x, size: %08x)",
143 obj->gtt_offset, (unsigned int)obj->gtt_space->size);
144 if (obj->pin_mappable || obj->fault_mappable) {
145 char s[3], *t = s;
146 if (obj->pin_mappable)
147 *t++ = 'p';
148 if (obj->fault_mappable)
149 *t++ = 'f';
150 *t = '\0';
151 seq_printf(m, " (%s mappable)", s);
152 }
153 if (obj->ring != NULL)
154 seq_printf(m, " (%s)", obj->ring->name);
155 }
156
157 static int i915_gem_object_list_info(struct seq_file *m, void *data)
158 {
159 struct drm_info_node *node = (struct drm_info_node *) m->private;
160 uintptr_t list = (uintptr_t) node->info_ent->data;
161 struct list_head *head;
162 struct drm_device *dev = node->minor->dev;
163 drm_i915_private_t *dev_priv = dev->dev_private;
164 struct drm_i915_gem_object *obj;
165 size_t total_obj_size, total_gtt_size;
166 int count, ret;
167
168 ret = mutex_lock_interruptible(&dev->struct_mutex);
169 if (ret)
170 return ret;
171
172 switch (list) {
173 case ACTIVE_LIST:
174 seq_printf(m, "Active:\n");
175 head = &dev_priv->mm.active_list;
176 break;
177 case INACTIVE_LIST:
178 seq_printf(m, "Inactive:\n");
179 head = &dev_priv->mm.inactive_list;
180 break;
181 case PINNED_LIST:
182 seq_printf(m, "Pinned:\n");
183 head = &dev_priv->mm.pinned_list;
184 break;
185 case FLUSHING_LIST:
186 seq_printf(m, "Flushing:\n");
187 head = &dev_priv->mm.flushing_list;
188 break;
189 case DEFERRED_FREE_LIST:
190 seq_printf(m, "Deferred free:\n");
191 head = &dev_priv->mm.deferred_free_list;
192 break;
193 default:
194 mutex_unlock(&dev->struct_mutex);
195 return -EINVAL;
196 }
197
198 total_obj_size = total_gtt_size = count = 0;
199 list_for_each_entry(obj, head, mm_list) {
200 seq_printf(m, " ");
201 describe_obj(m, obj);
202 seq_printf(m, "\n");
203 total_obj_size += obj->base.size;
204 total_gtt_size += obj->gtt_space->size;
205 count++;
206 }
207 mutex_unlock(&dev->struct_mutex);
208
209 seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
210 count, total_obj_size, total_gtt_size);
211 return 0;
212 }
213
214 #define count_objects(list, member) do { \
215 list_for_each_entry(obj, list, member) { \
216 size += obj->gtt_space->size; \
217 ++count; \
218 if (obj->map_and_fenceable) { \
219 mappable_size += obj->gtt_space->size; \
220 ++mappable_count; \
221 } \
222 } \
223 } while (0)
224
225 static int i915_gem_object_info(struct seq_file *m, void* data)
226 {
227 struct drm_info_node *node = (struct drm_info_node *) m->private;
228 struct drm_device *dev = node->minor->dev;
229 struct drm_i915_private *dev_priv = dev->dev_private;
230 u32 count, mappable_count;
231 size_t size, mappable_size;
232 struct drm_i915_gem_object *obj;
233 int ret;
234
235 ret = mutex_lock_interruptible(&dev->struct_mutex);
236 if (ret)
237 return ret;
238
239 seq_printf(m, "%u objects, %zu bytes\n",
240 dev_priv->mm.object_count,
241 dev_priv->mm.object_memory);
242
243 size = count = mappable_size = mappable_count = 0;
244 count_objects(&dev_priv->mm.gtt_list, gtt_list);
245 seq_printf(m, "%u [%u] objects, %zu [%zu] bytes in gtt\n",
246 count, mappable_count, size, mappable_size);
247
248 size = count = mappable_size = mappable_count = 0;
249 count_objects(&dev_priv->mm.active_list, mm_list);
250 count_objects(&dev_priv->mm.flushing_list, mm_list);
251 seq_printf(m, " %u [%u] active objects, %zu [%zu] bytes\n",
252 count, mappable_count, size, mappable_size);
253
254 size = count = mappable_size = mappable_count = 0;
255 count_objects(&dev_priv->mm.pinned_list, mm_list);
256 seq_printf(m, " %u [%u] pinned objects, %zu [%zu] bytes\n",
257 count, mappable_count, size, mappable_size);
258
259 size = count = mappable_size = mappable_count = 0;
260 count_objects(&dev_priv->mm.inactive_list, mm_list);
261 seq_printf(m, " %u [%u] inactive objects, %zu [%zu] bytes\n",
262 count, mappable_count, size, mappable_size);
263
264 size = count = mappable_size = mappable_count = 0;
265 count_objects(&dev_priv->mm.deferred_free_list, mm_list);
266 seq_printf(m, " %u [%u] freed objects, %zu [%zu] bytes\n",
267 count, mappable_count, size, mappable_size);
268
269 size = count = mappable_size = mappable_count = 0;
270 list_for_each_entry(obj, &dev_priv->mm.gtt_list, gtt_list) {
271 if (obj->fault_mappable) {
272 size += obj->gtt_space->size;
273 ++count;
274 }
275 if (obj->pin_mappable) {
276 mappable_size += obj->gtt_space->size;
277 ++mappable_count;
278 }
279 }
280 seq_printf(m, "%u pinned mappable objects, %zu bytes\n",
281 mappable_count, mappable_size);
282 seq_printf(m, "%u fault mappable objects, %zu bytes\n",
283 count, size);
284
285 seq_printf(m, "%zu [%zu] gtt total\n",
286 dev_priv->mm.gtt_total, dev_priv->mm.mappable_gtt_total);
287
288 mutex_unlock(&dev->struct_mutex);
289
290 return 0;
291 }
292
293 static int i915_gem_gtt_info(struct seq_file *m, void* data)
294 {
295 struct drm_info_node *node = (struct drm_info_node *) m->private;
296 struct drm_device *dev = node->minor->dev;
297 struct drm_i915_private *dev_priv = dev->dev_private;
298 struct drm_i915_gem_object *obj;
299 size_t total_obj_size, total_gtt_size;
300 int count, ret;
301
302 ret = mutex_lock_interruptible(&dev->struct_mutex);
303 if (ret)
304 return ret;
305
306 total_obj_size = total_gtt_size = count = 0;
307 list_for_each_entry(obj, &dev_priv->mm.gtt_list, gtt_list) {
308 seq_printf(m, " ");
309 describe_obj(m, obj);
310 seq_printf(m, "\n");
311 total_obj_size += obj->base.size;
312 total_gtt_size += obj->gtt_space->size;
313 count++;
314 }
315
316 mutex_unlock(&dev->struct_mutex);
317
318 seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
319 count, total_obj_size, total_gtt_size);
320
321 return 0;
322 }
323
324
325 static int i915_gem_pageflip_info(struct seq_file *m, void *data)
326 {
327 struct drm_info_node *node = (struct drm_info_node *) m->private;
328 struct drm_device *dev = node->minor->dev;
329 unsigned long flags;
330 struct intel_crtc *crtc;
331
332 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
333 const char pipe = pipe_name(crtc->pipe);
334 const char plane = plane_name(crtc->plane);
335 struct intel_unpin_work *work;
336
337 spin_lock_irqsave(&dev->event_lock, flags);
338 work = crtc->unpin_work;
339 if (work == NULL) {
340 seq_printf(m, "No flip due on pipe %c (plane %c)\n",
341 pipe, plane);
342 } else {
343 if (!work->pending) {
344 seq_printf(m, "Flip queued on pipe %c (plane %c)\n",
345 pipe, plane);
346 } else {
347 seq_printf(m, "Flip pending (waiting for vsync) on pipe %c (plane %c)\n",
348 pipe, plane);
349 }
350 if (work->enable_stall_check)
351 seq_printf(m, "Stall check enabled, ");
352 else
353 seq_printf(m, "Stall check waiting for page flip ioctl, ");
354 seq_printf(m, "%d prepares\n", work->pending);
355
356 if (work->old_fb_obj) {
357 struct drm_i915_gem_object *obj = work->old_fb_obj;
358 if (obj)
359 seq_printf(m, "Old framebuffer gtt_offset 0x%08x\n", obj->gtt_offset);
360 }
361 if (work->pending_flip_obj) {
362 struct drm_i915_gem_object *obj = work->pending_flip_obj;
363 if (obj)
364 seq_printf(m, "New framebuffer gtt_offset 0x%08x\n", obj->gtt_offset);
365 }
366 }
367 spin_unlock_irqrestore(&dev->event_lock, flags);
368 }
369
370 return 0;
371 }
372
373 static int i915_gem_request_info(struct seq_file *m, void *data)
374 {
375 struct drm_info_node *node = (struct drm_info_node *) m->private;
376 struct drm_device *dev = node->minor->dev;
377 drm_i915_private_t *dev_priv = dev->dev_private;
378 struct drm_i915_gem_request *gem_request;
379 int ret, count;
380
381 ret = mutex_lock_interruptible(&dev->struct_mutex);
382 if (ret)
383 return ret;
384
385 count = 0;
386 if (!list_empty(&dev_priv->ring[RCS].request_list)) {
387 seq_printf(m, "Render requests:\n");
388 list_for_each_entry(gem_request,
389 &dev_priv->ring[RCS].request_list,
390 list) {
391 seq_printf(m, " %d @ %d\n",
392 gem_request->seqno,
393 (int) (jiffies - gem_request->emitted_jiffies));
394 }
395 count++;
396 }
397 if (!list_empty(&dev_priv->ring[VCS].request_list)) {
398 seq_printf(m, "BSD requests:\n");
399 list_for_each_entry(gem_request,
400 &dev_priv->ring[VCS].request_list,
401 list) {
402 seq_printf(m, " %d @ %d\n",
403 gem_request->seqno,
404 (int) (jiffies - gem_request->emitted_jiffies));
405 }
406 count++;
407 }
408 if (!list_empty(&dev_priv->ring[BCS].request_list)) {
409 seq_printf(m, "BLT requests:\n");
410 list_for_each_entry(gem_request,
411 &dev_priv->ring[BCS].request_list,
412 list) {
413 seq_printf(m, " %d @ %d\n",
414 gem_request->seqno,
415 (int) (jiffies - gem_request->emitted_jiffies));
416 }
417 count++;
418 }
419 mutex_unlock(&dev->struct_mutex);
420
421 if (count == 0)
422 seq_printf(m, "No requests\n");
423
424 return 0;
425 }
426
427 static void i915_ring_seqno_info(struct seq_file *m,
428 struct intel_ring_buffer *ring)
429 {
430 if (ring->get_seqno) {
431 seq_printf(m, "Current sequence (%s): %d\n",
432 ring->name, ring->get_seqno(ring));
433 seq_printf(m, "Waiter sequence (%s): %d\n",
434 ring->name, ring->waiting_seqno);
435 seq_printf(m, "IRQ sequence (%s): %d\n",
436 ring->name, ring->irq_seqno);
437 }
438 }
439
440 static int i915_gem_seqno_info(struct seq_file *m, void *data)
441 {
442 struct drm_info_node *node = (struct drm_info_node *) m->private;
443 struct drm_device *dev = node->minor->dev;
444 drm_i915_private_t *dev_priv = dev->dev_private;
445 int ret, i;
446
447 ret = mutex_lock_interruptible(&dev->struct_mutex);
448 if (ret)
449 return ret;
450
451 for (i = 0; i < I915_NUM_RINGS; i++)
452 i915_ring_seqno_info(m, &dev_priv->ring[i]);
453
454 mutex_unlock(&dev->struct_mutex);
455
456 return 0;
457 }
458
459
460 static int i915_interrupt_info(struct seq_file *m, void *data)
461 {
462 struct drm_info_node *node = (struct drm_info_node *) m->private;
463 struct drm_device *dev = node->minor->dev;
464 drm_i915_private_t *dev_priv = dev->dev_private;
465 int ret, i, pipe;
466
467 ret = mutex_lock_interruptible(&dev->struct_mutex);
468 if (ret)
469 return ret;
470
471 if (IS_VALLEYVIEW(dev)) {
472 seq_printf(m, "Display IER:\t%08x\n",
473 I915_READ(VLV_IER));
474 seq_printf(m, "Display IIR:\t%08x\n",
475 I915_READ(VLV_IIR));
476 seq_printf(m, "Display IIR_RW:\t%08x\n",
477 I915_READ(VLV_IIR_RW));
478 seq_printf(m, "Display IMR:\t%08x\n",
479 I915_READ(VLV_IMR));
480 for_each_pipe(pipe)
481 seq_printf(m, "Pipe %c stat:\t%08x\n",
482 pipe_name(pipe),
483 I915_READ(PIPESTAT(pipe)));
484
485 seq_printf(m, "Master IER:\t%08x\n",
486 I915_READ(VLV_MASTER_IER));
487
488 seq_printf(m, "Render IER:\t%08x\n",
489 I915_READ(GTIER));
490 seq_printf(m, "Render IIR:\t%08x\n",
491 I915_READ(GTIIR));
492 seq_printf(m, "Render IMR:\t%08x\n",
493 I915_READ(GTIMR));
494
495 seq_printf(m, "PM IER:\t\t%08x\n",
496 I915_READ(GEN6_PMIER));
497 seq_printf(m, "PM IIR:\t\t%08x\n",
498 I915_READ(GEN6_PMIIR));
499 seq_printf(m, "PM IMR:\t\t%08x\n",
500 I915_READ(GEN6_PMIMR));
501
502 seq_printf(m, "Port hotplug:\t%08x\n",
503 I915_READ(PORT_HOTPLUG_EN));
504 seq_printf(m, "DPFLIPSTAT:\t%08x\n",
505 I915_READ(VLV_DPFLIPSTAT));
506 seq_printf(m, "DPINVGTT:\t%08x\n",
507 I915_READ(DPINVGTT));
508
509 } else if (!HAS_PCH_SPLIT(dev)) {
510 seq_printf(m, "Interrupt enable: %08x\n",
511 I915_READ(IER));
512 seq_printf(m, "Interrupt identity: %08x\n",
513 I915_READ(IIR));
514 seq_printf(m, "Interrupt mask: %08x\n",
515 I915_READ(IMR));
516 for_each_pipe(pipe)
517 seq_printf(m, "Pipe %c stat: %08x\n",
518 pipe_name(pipe),
519 I915_READ(PIPESTAT(pipe)));
520 } else {
521 seq_printf(m, "North Display Interrupt enable: %08x\n",
522 I915_READ(DEIER));
523 seq_printf(m, "North Display Interrupt identity: %08x\n",
524 I915_READ(DEIIR));
525 seq_printf(m, "North Display Interrupt mask: %08x\n",
526 I915_READ(DEIMR));
527 seq_printf(m, "South Display Interrupt enable: %08x\n",
528 I915_READ(SDEIER));
529 seq_printf(m, "South Display Interrupt identity: %08x\n",
530 I915_READ(SDEIIR));
531 seq_printf(m, "South Display Interrupt mask: %08x\n",
532 I915_READ(SDEIMR));
533 seq_printf(m, "Graphics Interrupt enable: %08x\n",
534 I915_READ(GTIER));
535 seq_printf(m, "Graphics Interrupt identity: %08x\n",
536 I915_READ(GTIIR));
537 seq_printf(m, "Graphics Interrupt mask: %08x\n",
538 I915_READ(GTIMR));
539 }
540 seq_printf(m, "Interrupts received: %d\n",
541 atomic_read(&dev_priv->irq_received));
542 for (i = 0; i < I915_NUM_RINGS; i++) {
543 if (IS_GEN6(dev) || IS_GEN7(dev)) {
544 seq_printf(m, "Graphics Interrupt mask (%s): %08x\n",
545 dev_priv->ring[i].name,
546 I915_READ_IMR(&dev_priv->ring[i]));
547 }
548 i915_ring_seqno_info(m, &dev_priv->ring[i]);
549 }
550 mutex_unlock(&dev->struct_mutex);
551
552 return 0;
553 }
554
555 static int i915_gem_fence_regs_info(struct seq_file *m, void *data)
556 {
557 struct drm_info_node *node = (struct drm_info_node *) m->private;
558 struct drm_device *dev = node->minor->dev;
559 drm_i915_private_t *dev_priv = dev->dev_private;
560 int i, ret;
561
562 ret = mutex_lock_interruptible(&dev->struct_mutex);
563 if (ret)
564 return ret;
565
566 seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start);
567 seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs);
568 for (i = 0; i < dev_priv->num_fence_regs; i++) {
569 struct drm_i915_gem_object *obj = dev_priv->fence_regs[i].obj;
570
571 seq_printf(m, "Fenced object[%2d] = ", i);
572 if (obj == NULL)
573 seq_printf(m, "unused");
574 else
575 describe_obj(m, obj);
576 seq_printf(m, "\n");
577 }
578
579 mutex_unlock(&dev->struct_mutex);
580 return 0;
581 }
582
583 static int i915_hws_info(struct seq_file *m, void *data)
584 {
585 struct drm_info_node *node = (struct drm_info_node *) m->private;
586 struct drm_device *dev = node->minor->dev;
587 drm_i915_private_t *dev_priv = dev->dev_private;
588 struct intel_ring_buffer *ring;
589 const volatile u32 __iomem *hws;
590 int i;
591
592 ring = &dev_priv->ring[(uintptr_t)node->info_ent->data];
593 hws = (volatile u32 __iomem *)ring->status_page.page_addr;
594 if (hws == NULL)
595 return 0;
596
597 for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) {
598 seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n",
599 i * 4,
600 hws[i], hws[i + 1], hws[i + 2], hws[i + 3]);
601 }
602 return 0;
603 }
604
605 static int i915_ringbuffer_data(struct seq_file *m, void *data)
606 {
607 struct drm_info_node *node = (struct drm_info_node *) m->private;
608 struct drm_device *dev = node->minor->dev;
609 drm_i915_private_t *dev_priv = dev->dev_private;
610 struct intel_ring_buffer *ring;
611 int ret;
612
613 ret = mutex_lock_interruptible(&dev->struct_mutex);
614 if (ret)
615 return ret;
616
617 ring = &dev_priv->ring[(uintptr_t)node->info_ent->data];
618 if (!ring->obj) {
619 seq_printf(m, "No ringbuffer setup\n");
620 } else {
621 const u8 __iomem *virt = ring->virtual_start;
622 uint32_t off;
623
624 for (off = 0; off < ring->size; off += 4) {
625 uint32_t *ptr = (uint32_t *)(virt + off);
626 seq_printf(m, "%08x : %08x\n", off, *ptr);
627 }
628 }
629 mutex_unlock(&dev->struct_mutex);
630
631 return 0;
632 }
633
634 static int i915_ringbuffer_info(struct seq_file *m, void *data)
635 {
636 struct drm_info_node *node = (struct drm_info_node *) m->private;
637 struct drm_device *dev = node->minor->dev;
638 drm_i915_private_t *dev_priv = dev->dev_private;
639 struct intel_ring_buffer *ring;
640 int ret;
641
642 ring = &dev_priv->ring[(uintptr_t)node->info_ent->data];
643 if (ring->size == 0)
644 return 0;
645
646 ret = mutex_lock_interruptible(&dev->struct_mutex);
647 if (ret)
648 return ret;
649
650 seq_printf(m, "Ring %s:\n", ring->name);
651 seq_printf(m, " Head : %08x\n", I915_READ_HEAD(ring) & HEAD_ADDR);
652 seq_printf(m, " Tail : %08x\n", I915_READ_TAIL(ring) & TAIL_ADDR);
653 seq_printf(m, " Size : %08x\n", ring->size);
654 seq_printf(m, " Active : %08x\n", intel_ring_get_active_head(ring));
655 seq_printf(m, " NOPID : %08x\n", I915_READ_NOPID(ring));
656 if (IS_GEN6(dev) || IS_GEN7(dev)) {
657 seq_printf(m, " Sync 0 : %08x\n", I915_READ_SYNC_0(ring));
658 seq_printf(m, " Sync 1 : %08x\n", I915_READ_SYNC_1(ring));
659 }
660 seq_printf(m, " Control : %08x\n", I915_READ_CTL(ring));
661 seq_printf(m, " Start : %08x\n", I915_READ_START(ring));
662
663 mutex_unlock(&dev->struct_mutex);
664
665 return 0;
666 }
667
668 static const char *ring_str(int ring)
669 {
670 switch (ring) {
671 case RCS: return "render";
672 case VCS: return "bsd";
673 case BCS: return "blt";
674 default: return "";
675 }
676 }
677
678 static const char *pin_flag(int pinned)
679 {
680 if (pinned > 0)
681 return " P";
682 else if (pinned < 0)
683 return " p";
684 else
685 return "";
686 }
687
688 static const char *tiling_flag(int tiling)
689 {
690 switch (tiling) {
691 default:
692 case I915_TILING_NONE: return "";
693 case I915_TILING_X: return " X";
694 case I915_TILING_Y: return " Y";
695 }
696 }
697
698 static const char *dirty_flag(int dirty)
699 {
700 return dirty ? " dirty" : "";
701 }
702
703 static const char *purgeable_flag(int purgeable)
704 {
705 return purgeable ? " purgeable" : "";
706 }
707
708 static void print_error_buffers(struct seq_file *m,
709 const char *name,
710 struct drm_i915_error_buffer *err,
711 int count)
712 {
713 seq_printf(m, "%s [%d]:\n", name, count);
714
715 while (count--) {
716 seq_printf(m, " %08x %8u %04x %04x %08x%s%s%s%s%s%s%s",
717 err->gtt_offset,
718 err->size,
719 err->read_domains,
720 err->write_domain,
721 err->seqno,
722 pin_flag(err->pinned),
723 tiling_flag(err->tiling),
724 dirty_flag(err->dirty),
725 purgeable_flag(err->purgeable),
726 err->ring != -1 ? " " : "",
727 ring_str(err->ring),
728 cache_level_str(err->cache_level));
729
730 if (err->name)
731 seq_printf(m, " (name: %d)", err->name);
732 if (err->fence_reg != I915_FENCE_REG_NONE)
733 seq_printf(m, " (fence: %d)", err->fence_reg);
734
735 seq_printf(m, "\n");
736 err++;
737 }
738 }
739
740 static void i915_ring_error_state(struct seq_file *m,
741 struct drm_device *dev,
742 struct drm_i915_error_state *error,
743 unsigned ring)
744 {
745 BUG_ON(ring >= I915_NUM_RINGS); /* shut up confused gcc */
746 seq_printf(m, "%s command stream:\n", ring_str(ring));
747 seq_printf(m, " HEAD: 0x%08x\n", error->head[ring]);
748 seq_printf(m, " TAIL: 0x%08x\n", error->tail[ring]);
749 seq_printf(m, " ACTHD: 0x%08x\n", error->acthd[ring]);
750 seq_printf(m, " IPEIR: 0x%08x\n", error->ipeir[ring]);
751 seq_printf(m, " IPEHR: 0x%08x\n", error->ipehr[ring]);
752 seq_printf(m, " INSTDONE: 0x%08x\n", error->instdone[ring]);
753 if (ring == RCS && INTEL_INFO(dev)->gen >= 4) {
754 seq_printf(m, " INSTDONE1: 0x%08x\n", error->instdone1);
755 seq_printf(m, " BBADDR: 0x%08llx\n", error->bbaddr);
756 }
757 if (INTEL_INFO(dev)->gen >= 4)
758 seq_printf(m, " INSTPS: 0x%08x\n", error->instps[ring]);
759 seq_printf(m, " INSTPM: 0x%08x\n", error->instpm[ring]);
760 seq_printf(m, " FADDR: 0x%08x\n", error->faddr[ring]);
761 if (INTEL_INFO(dev)->gen >= 6) {
762 seq_printf(m, " FAULT_REG: 0x%08x\n", error->fault_reg[ring]);
763 seq_printf(m, " SYNC_0: 0x%08x\n",
764 error->semaphore_mboxes[ring][0]);
765 seq_printf(m, " SYNC_1: 0x%08x\n",
766 error->semaphore_mboxes[ring][1]);
767 }
768 seq_printf(m, " seqno: 0x%08x\n", error->seqno[ring]);
769 seq_printf(m, " ring->head: 0x%08x\n", error->cpu_ring_head[ring]);
770 seq_printf(m, " ring->tail: 0x%08x\n", error->cpu_ring_tail[ring]);
771 }
772
773 static int i915_error_state(struct seq_file *m, void *unused)
774 {
775 struct drm_info_node *node = (struct drm_info_node *) m->private;
776 struct drm_device *dev = node->minor->dev;
777 drm_i915_private_t *dev_priv = dev->dev_private;
778 struct drm_i915_error_state *error;
779 unsigned long flags;
780 int i, j, page, offset, elt;
781
782 spin_lock_irqsave(&dev_priv->error_lock, flags);
783 if (!dev_priv->first_error) {
784 seq_printf(m, "no error state collected\n");
785 goto out;
786 }
787
788 error = dev_priv->first_error;
789
790 seq_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec,
791 error->time.tv_usec);
792 seq_printf(m, "PCI ID: 0x%04x\n", dev->pci_device);
793 seq_printf(m, "EIR: 0x%08x\n", error->eir);
794 seq_printf(m, "PGTBL_ER: 0x%08x\n", error->pgtbl_er);
795
796 for (i = 0; i < dev_priv->num_fence_regs; i++)
797 seq_printf(m, " fence[%d] = %08llx\n", i, error->fence[i]);
798
799 if (INTEL_INFO(dev)->gen >= 6) {
800 seq_printf(m, "ERROR: 0x%08x\n", error->error);
801 seq_printf(m, "DONE_REG: 0x%08x\n", error->done_reg);
802 }
803
804 i915_ring_error_state(m, dev, error, RCS);
805 if (HAS_BLT(dev))
806 i915_ring_error_state(m, dev, error, BCS);
807 if (HAS_BSD(dev))
808 i915_ring_error_state(m, dev, error, VCS);
809
810 if (error->active_bo)
811 print_error_buffers(m, "Active",
812 error->active_bo,
813 error->active_bo_count);
814
815 if (error->pinned_bo)
816 print_error_buffers(m, "Pinned",
817 error->pinned_bo,
818 error->pinned_bo_count);
819
820 for (i = 0; i < ARRAY_SIZE(error->ring); i++) {
821 struct drm_i915_error_object *obj;
822
823 if ((obj = error->ring[i].batchbuffer)) {
824 seq_printf(m, "%s --- gtt_offset = 0x%08x\n",
825 dev_priv->ring[i].name,
826 obj->gtt_offset);
827 offset = 0;
828 for (page = 0; page < obj->page_count; page++) {
829 for (elt = 0; elt < PAGE_SIZE/4; elt++) {
830 seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
831 offset += 4;
832 }
833 }
834 }
835
836 if (error->ring[i].num_requests) {
837 seq_printf(m, "%s --- %d requests\n",
838 dev_priv->ring[i].name,
839 error->ring[i].num_requests);
840 for (j = 0; j < error->ring[i].num_requests; j++) {
841 seq_printf(m, " seqno 0x%08x, emitted %ld, tail 0x%08x\n",
842 error->ring[i].requests[j].seqno,
843 error->ring[i].requests[j].jiffies,
844 error->ring[i].requests[j].tail);
845 }
846 }
847
848 if ((obj = error->ring[i].ringbuffer)) {
849 seq_printf(m, "%s --- ringbuffer = 0x%08x\n",
850 dev_priv->ring[i].name,
851 obj->gtt_offset);
852 offset = 0;
853 for (page = 0; page < obj->page_count; page++) {
854 for (elt = 0; elt < PAGE_SIZE/4; elt++) {
855 seq_printf(m, "%08x : %08x\n",
856 offset,
857 obj->pages[page][elt]);
858 offset += 4;
859 }
860 }
861 }
862 }
863
864 if (error->overlay)
865 intel_overlay_print_error_state(m, error->overlay);
866
867 if (error->display)
868 intel_display_print_error_state(m, dev, error->display);
869
870 out:
871 spin_unlock_irqrestore(&dev_priv->error_lock, flags);
872
873 return 0;
874 }
875
876 static int i915_rstdby_delays(struct seq_file *m, void *unused)
877 {
878 struct drm_info_node *node = (struct drm_info_node *) m->private;
879 struct drm_device *dev = node->minor->dev;
880 drm_i915_private_t *dev_priv = dev->dev_private;
881 u16 crstanddelay;
882 int ret;
883
884 ret = mutex_lock_interruptible(&dev->struct_mutex);
885 if (ret)
886 return ret;
887
888 crstanddelay = I915_READ16(CRSTANDVID);
889
890 mutex_unlock(&dev->struct_mutex);
891
892 seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", (crstanddelay >> 8) & 0x3f, (crstanddelay & 0x3f));
893
894 return 0;
895 }
896
897 static int i915_cur_delayinfo(struct seq_file *m, void *unused)
898 {
899 struct drm_info_node *node = (struct drm_info_node *) m->private;
900 struct drm_device *dev = node->minor->dev;
901 drm_i915_private_t *dev_priv = dev->dev_private;
902 int ret;
903
904 if (IS_GEN5(dev)) {
905 u16 rgvswctl = I915_READ16(MEMSWCTL);
906 u16 rgvstat = I915_READ16(MEMSTAT_ILK);
907
908 seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf);
909 seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f);
910 seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >>
911 MEMSTAT_VID_SHIFT);
912 seq_printf(m, "Current P-state: %d\n",
913 (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT);
914 } else if (IS_GEN6(dev) || IS_GEN7(dev)) {
915 u32 gt_perf_status = I915_READ(GEN6_GT_PERF_STATUS);
916 u32 rp_state_limits = I915_READ(GEN6_RP_STATE_LIMITS);
917 u32 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
918 u32 rpstat;
919 u32 rpupei, rpcurup, rpprevup;
920 u32 rpdownei, rpcurdown, rpprevdown;
921 int max_freq;
922
923 /* RPSTAT1 is in the GT power well */
924 ret = mutex_lock_interruptible(&dev->struct_mutex);
925 if (ret)
926 return ret;
927
928 gen6_gt_force_wake_get(dev_priv);
929
930 rpstat = I915_READ(GEN6_RPSTAT1);
931 rpupei = I915_READ(GEN6_RP_CUR_UP_EI);
932 rpcurup = I915_READ(GEN6_RP_CUR_UP);
933 rpprevup = I915_READ(GEN6_RP_PREV_UP);
934 rpdownei = I915_READ(GEN6_RP_CUR_DOWN_EI);
935 rpcurdown = I915_READ(GEN6_RP_CUR_DOWN);
936 rpprevdown = I915_READ(GEN6_RP_PREV_DOWN);
937
938 gen6_gt_force_wake_put(dev_priv);
939 mutex_unlock(&dev->struct_mutex);
940
941 seq_printf(m, "GT_PERF_STATUS: 0x%08x\n", gt_perf_status);
942 seq_printf(m, "RPSTAT1: 0x%08x\n", rpstat);
943 seq_printf(m, "Render p-state ratio: %d\n",
944 (gt_perf_status & 0xff00) >> 8);
945 seq_printf(m, "Render p-state VID: %d\n",
946 gt_perf_status & 0xff);
947 seq_printf(m, "Render p-state limit: %d\n",
948 rp_state_limits & 0xff);
949 seq_printf(m, "CAGF: %dMHz\n", ((rpstat & GEN6_CAGF_MASK) >>
950 GEN6_CAGF_SHIFT) * 50);
951 seq_printf(m, "RP CUR UP EI: %dus\n", rpupei &
952 GEN6_CURICONT_MASK);
953 seq_printf(m, "RP CUR UP: %dus\n", rpcurup &
954 GEN6_CURBSYTAVG_MASK);
955 seq_printf(m, "RP PREV UP: %dus\n", rpprevup &
956 GEN6_CURBSYTAVG_MASK);
957 seq_printf(m, "RP CUR DOWN EI: %dus\n", rpdownei &
958 GEN6_CURIAVG_MASK);
959 seq_printf(m, "RP CUR DOWN: %dus\n", rpcurdown &
960 GEN6_CURBSYTAVG_MASK);
961 seq_printf(m, "RP PREV DOWN: %dus\n", rpprevdown &
962 GEN6_CURBSYTAVG_MASK);
963
964 max_freq = (rp_state_cap & 0xff0000) >> 16;
965 seq_printf(m, "Lowest (RPN) frequency: %dMHz\n",
966 max_freq * 50);
967
968 max_freq = (rp_state_cap & 0xff00) >> 8;
969 seq_printf(m, "Nominal (RP1) frequency: %dMHz\n",
970 max_freq * 50);
971
972 max_freq = rp_state_cap & 0xff;
973 seq_printf(m, "Max non-overclocked (RP0) frequency: %dMHz\n",
974 max_freq * 50);
975 } else {
976 seq_printf(m, "no P-state info available\n");
977 }
978
979 return 0;
980 }
981
982 static int i915_delayfreq_table(struct seq_file *m, void *unused)
983 {
984 struct drm_info_node *node = (struct drm_info_node *) m->private;
985 struct drm_device *dev = node->minor->dev;
986 drm_i915_private_t *dev_priv = dev->dev_private;
987 u32 delayfreq;
988 int ret, i;
989
990 ret = mutex_lock_interruptible(&dev->struct_mutex);
991 if (ret)
992 return ret;
993
994 for (i = 0; i < 16; i++) {
995 delayfreq = I915_READ(PXVFREQ_BASE + i * 4);
996 seq_printf(m, "P%02dVIDFREQ: 0x%08x (VID: %d)\n", i, delayfreq,
997 (delayfreq & PXVFREQ_PX_MASK) >> PXVFREQ_PX_SHIFT);
998 }
999
1000 mutex_unlock(&dev->struct_mutex);
1001
1002 return 0;
1003 }
1004
1005 static inline int MAP_TO_MV(int map)
1006 {
1007 return 1250 - (map * 25);
1008 }
1009
1010 static int i915_inttoext_table(struct seq_file *m, void *unused)
1011 {
1012 struct drm_info_node *node = (struct drm_info_node *) m->private;
1013 struct drm_device *dev = node->minor->dev;
1014 drm_i915_private_t *dev_priv = dev->dev_private;
1015 u32 inttoext;
1016 int ret, i;
1017
1018 ret = mutex_lock_interruptible(&dev->struct_mutex);
1019 if (ret)
1020 return ret;
1021
1022 for (i = 1; i <= 32; i++) {
1023 inttoext = I915_READ(INTTOEXT_BASE_ILK + i * 4);
1024 seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext);
1025 }
1026
1027 mutex_unlock(&dev->struct_mutex);
1028
1029 return 0;
1030 }
1031
1032 static int ironlake_drpc_info(struct seq_file *m)
1033 {
1034 struct drm_info_node *node = (struct drm_info_node *) m->private;
1035 struct drm_device *dev = node->minor->dev;
1036 drm_i915_private_t *dev_priv = dev->dev_private;
1037 u32 rgvmodectl, rstdbyctl;
1038 u16 crstandvid;
1039 int ret;
1040
1041 ret = mutex_lock_interruptible(&dev->struct_mutex);
1042 if (ret)
1043 return ret;
1044
1045 rgvmodectl = I915_READ(MEMMODECTL);
1046 rstdbyctl = I915_READ(RSTDBYCTL);
1047 crstandvid = I915_READ16(CRSTANDVID);
1048
1049 mutex_unlock(&dev->struct_mutex);
1050
1051 seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ?
1052 "yes" : "no");
1053 seq_printf(m, "Boost freq: %d\n",
1054 (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >>
1055 MEMMODE_BOOST_FREQ_SHIFT);
1056 seq_printf(m, "HW control enabled: %s\n",
1057 rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no");
1058 seq_printf(m, "SW control enabled: %s\n",
1059 rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no");
1060 seq_printf(m, "Gated voltage change: %s\n",
1061 rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no");
1062 seq_printf(m, "Starting frequency: P%d\n",
1063 (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT);
1064 seq_printf(m, "Max P-state: P%d\n",
1065 (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT);
1066 seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK));
1067 seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f));
1068 seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f));
1069 seq_printf(m, "Render standby enabled: %s\n",
1070 (rstdbyctl & RCX_SW_EXIT) ? "no" : "yes");
1071 seq_printf(m, "Current RS state: ");
1072 switch (rstdbyctl & RSX_STATUS_MASK) {
1073 case RSX_STATUS_ON:
1074 seq_printf(m, "on\n");
1075 break;
1076 case RSX_STATUS_RC1:
1077 seq_printf(m, "RC1\n");
1078 break;
1079 case RSX_STATUS_RC1E:
1080 seq_printf(m, "RC1E\n");
1081 break;
1082 case RSX_STATUS_RS1:
1083 seq_printf(m, "RS1\n");
1084 break;
1085 case RSX_STATUS_RS2:
1086 seq_printf(m, "RS2 (RC6)\n");
1087 break;
1088 case RSX_STATUS_RS3:
1089 seq_printf(m, "RC3 (RC6+)\n");
1090 break;
1091 default:
1092 seq_printf(m, "unknown\n");
1093 break;
1094 }
1095
1096 return 0;
1097 }
1098
1099 static int gen6_drpc_info(struct seq_file *m)
1100 {
1101
1102 struct drm_info_node *node = (struct drm_info_node *) m->private;
1103 struct drm_device *dev = node->minor->dev;
1104 struct drm_i915_private *dev_priv = dev->dev_private;
1105 u32 rpmodectl1, gt_core_status, rcctl1;
1106 unsigned forcewake_count;
1107 int count=0, ret;
1108
1109
1110 ret = mutex_lock_interruptible(&dev->struct_mutex);
1111 if (ret)
1112 return ret;
1113
1114 spin_lock_irq(&dev_priv->gt_lock);
1115 forcewake_count = dev_priv->forcewake_count;
1116 spin_unlock_irq(&dev_priv->gt_lock);
1117
1118 if (forcewake_count) {
1119 seq_printf(m, "RC information inaccurate because somebody "
1120 "holds a forcewake reference \n");
1121 } else {
1122 /* NB: we cannot use forcewake, else we read the wrong values */
1123 while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1))
1124 udelay(10);
1125 seq_printf(m, "RC information accurate: %s\n", yesno(count < 51));
1126 }
1127
1128 gt_core_status = readl(dev_priv->regs + GEN6_GT_CORE_STATUS);
1129 trace_i915_reg_rw(false, GEN6_GT_CORE_STATUS, gt_core_status, 4);
1130
1131 rpmodectl1 = I915_READ(GEN6_RP_CONTROL);
1132 rcctl1 = I915_READ(GEN6_RC_CONTROL);
1133 mutex_unlock(&dev->struct_mutex);
1134
1135 seq_printf(m, "Video Turbo Mode: %s\n",
1136 yesno(rpmodectl1 & GEN6_RP_MEDIA_TURBO));
1137 seq_printf(m, "HW control enabled: %s\n",
1138 yesno(rpmodectl1 & GEN6_RP_ENABLE));
1139 seq_printf(m, "SW control enabled: %s\n",
1140 yesno((rpmodectl1 & GEN6_RP_MEDIA_MODE_MASK) ==
1141 GEN6_RP_MEDIA_SW_MODE));
1142 seq_printf(m, "RC1e Enabled: %s\n",
1143 yesno(rcctl1 & GEN6_RC_CTL_RC1e_ENABLE));
1144 seq_printf(m, "RC6 Enabled: %s\n",
1145 yesno(rcctl1 & GEN6_RC_CTL_RC6_ENABLE));
1146 seq_printf(m, "Deep RC6 Enabled: %s\n",
1147 yesno(rcctl1 & GEN6_RC_CTL_RC6p_ENABLE));
1148 seq_printf(m, "Deepest RC6 Enabled: %s\n",
1149 yesno(rcctl1 & GEN6_RC_CTL_RC6pp_ENABLE));
1150 seq_printf(m, "Current RC state: ");
1151 switch (gt_core_status & GEN6_RCn_MASK) {
1152 case GEN6_RC0:
1153 if (gt_core_status & GEN6_CORE_CPD_STATE_MASK)
1154 seq_printf(m, "Core Power Down\n");
1155 else
1156 seq_printf(m, "on\n");
1157 break;
1158 case GEN6_RC3:
1159 seq_printf(m, "RC3\n");
1160 break;
1161 case GEN6_RC6:
1162 seq_printf(m, "RC6\n");
1163 break;
1164 case GEN6_RC7:
1165 seq_printf(m, "RC7\n");
1166 break;
1167 default:
1168 seq_printf(m, "Unknown\n");
1169 break;
1170 }
1171
1172 seq_printf(m, "Core Power Down: %s\n",
1173 yesno(gt_core_status & GEN6_CORE_CPD_STATE_MASK));
1174
1175 /* Not exactly sure what this is */
1176 seq_printf(m, "RC6 \"Locked to RPn\" residency since boot: %u\n",
1177 I915_READ(GEN6_GT_GFX_RC6_LOCKED));
1178 seq_printf(m, "RC6 residency since boot: %u\n",
1179 I915_READ(GEN6_GT_GFX_RC6));
1180 seq_printf(m, "RC6+ residency since boot: %u\n",
1181 I915_READ(GEN6_GT_GFX_RC6p));
1182 seq_printf(m, "RC6++ residency since boot: %u\n",
1183 I915_READ(GEN6_GT_GFX_RC6pp));
1184
1185 return 0;
1186 }
1187
1188 static int i915_drpc_info(struct seq_file *m, void *unused)
1189 {
1190 struct drm_info_node *node = (struct drm_info_node *) m->private;
1191 struct drm_device *dev = node->minor->dev;
1192
1193 if (IS_GEN6(dev) || IS_GEN7(dev))
1194 return gen6_drpc_info(m);
1195 else
1196 return ironlake_drpc_info(m);
1197 }
1198
1199 static int i915_fbc_status(struct seq_file *m, void *unused)
1200 {
1201 struct drm_info_node *node = (struct drm_info_node *) m->private;
1202 struct drm_device *dev = node->minor->dev;
1203 drm_i915_private_t *dev_priv = dev->dev_private;
1204
1205 if (!I915_HAS_FBC(dev)) {
1206 seq_printf(m, "FBC unsupported on this chipset\n");
1207 return 0;
1208 }
1209
1210 if (intel_fbc_enabled(dev)) {
1211 seq_printf(m, "FBC enabled\n");
1212 } else {
1213 seq_printf(m, "FBC disabled: ");
1214 switch (dev_priv->no_fbc_reason) {
1215 case FBC_NO_OUTPUT:
1216 seq_printf(m, "no outputs");
1217 break;
1218 case FBC_STOLEN_TOO_SMALL:
1219 seq_printf(m, "not enough stolen memory");
1220 break;
1221 case FBC_UNSUPPORTED_MODE:
1222 seq_printf(m, "mode not supported");
1223 break;
1224 case FBC_MODE_TOO_LARGE:
1225 seq_printf(m, "mode too large");
1226 break;
1227 case FBC_BAD_PLANE:
1228 seq_printf(m, "FBC unsupported on plane");
1229 break;
1230 case FBC_NOT_TILED:
1231 seq_printf(m, "scanout buffer not tiled");
1232 break;
1233 case FBC_MULTIPLE_PIPES:
1234 seq_printf(m, "multiple pipes are enabled");
1235 break;
1236 case FBC_MODULE_PARAM:
1237 seq_printf(m, "disabled per module param (default off)");
1238 break;
1239 default:
1240 seq_printf(m, "unknown reason");
1241 }
1242 seq_printf(m, "\n");
1243 }
1244 return 0;
1245 }
1246
1247 static int i915_sr_status(struct seq_file *m, void *unused)
1248 {
1249 struct drm_info_node *node = (struct drm_info_node *) m->private;
1250 struct drm_device *dev = node->minor->dev;
1251 drm_i915_private_t *dev_priv = dev->dev_private;
1252 bool sr_enabled = false;
1253
1254 if (HAS_PCH_SPLIT(dev))
1255 sr_enabled = I915_READ(WM1_LP_ILK) & WM1_LP_SR_EN;
1256 else if (IS_CRESTLINE(dev) || IS_I945G(dev) || IS_I945GM(dev))
1257 sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
1258 else if (IS_I915GM(dev))
1259 sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN;
1260 else if (IS_PINEVIEW(dev))
1261 sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN;
1262
1263 seq_printf(m, "self-refresh: %s\n",
1264 sr_enabled ? "enabled" : "disabled");
1265
1266 return 0;
1267 }
1268
1269 static int i915_emon_status(struct seq_file *m, void *unused)
1270 {
1271 struct drm_info_node *node = (struct drm_info_node *) m->private;
1272 struct drm_device *dev = node->minor->dev;
1273 drm_i915_private_t *dev_priv = dev->dev_private;
1274 unsigned long temp, chipset, gfx;
1275 int ret;
1276
1277 if (!IS_GEN5(dev))
1278 return -ENODEV;
1279
1280 ret = mutex_lock_interruptible(&dev->struct_mutex);
1281 if (ret)
1282 return ret;
1283
1284 temp = i915_mch_val(dev_priv);
1285 chipset = i915_chipset_val(dev_priv);
1286 gfx = i915_gfx_val(dev_priv);
1287 mutex_unlock(&dev->struct_mutex);
1288
1289 seq_printf(m, "GMCH temp: %ld\n", temp);
1290 seq_printf(m, "Chipset power: %ld\n", chipset);
1291 seq_printf(m, "GFX power: %ld\n", gfx);
1292 seq_printf(m, "Total power: %ld\n", chipset + gfx);
1293
1294 return 0;
1295 }
1296
1297 static int i915_ring_freq_table(struct seq_file *m, void *unused)
1298 {
1299 struct drm_info_node *node = (struct drm_info_node *) m->private;
1300 struct drm_device *dev = node->minor->dev;
1301 drm_i915_private_t *dev_priv = dev->dev_private;
1302 int ret;
1303 int gpu_freq, ia_freq;
1304
1305 if (!(IS_GEN6(dev) || IS_GEN7(dev))) {
1306 seq_printf(m, "unsupported on this chipset\n");
1307 return 0;
1308 }
1309
1310 ret = mutex_lock_interruptible(&dev->struct_mutex);
1311 if (ret)
1312 return ret;
1313
1314 seq_printf(m, "GPU freq (MHz)\tEffective CPU freq (MHz)\n");
1315
1316 for (gpu_freq = dev_priv->min_delay; gpu_freq <= dev_priv->max_delay;
1317 gpu_freq++) {
1318 I915_WRITE(GEN6_PCODE_DATA, gpu_freq);
1319 I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY |
1320 GEN6_PCODE_READ_MIN_FREQ_TABLE);
1321 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) &
1322 GEN6_PCODE_READY) == 0, 10)) {
1323 DRM_ERROR("pcode read of freq table timed out\n");
1324 continue;
1325 }
1326 ia_freq = I915_READ(GEN6_PCODE_DATA);
1327 seq_printf(m, "%d\t\t%d\n", gpu_freq * 50, ia_freq * 100);
1328 }
1329
1330 mutex_unlock(&dev->struct_mutex);
1331
1332 return 0;
1333 }
1334
1335 static int i915_gfxec(struct seq_file *m, void *unused)
1336 {
1337 struct drm_info_node *node = (struct drm_info_node *) m->private;
1338 struct drm_device *dev = node->minor->dev;
1339 drm_i915_private_t *dev_priv = dev->dev_private;
1340 int ret;
1341
1342 ret = mutex_lock_interruptible(&dev->struct_mutex);
1343 if (ret)
1344 return ret;
1345
1346 seq_printf(m, "GFXEC: %ld\n", (unsigned long)I915_READ(0x112f4));
1347
1348 mutex_unlock(&dev->struct_mutex);
1349
1350 return 0;
1351 }
1352
1353 static int i915_opregion(struct seq_file *m, void *unused)
1354 {
1355 struct drm_info_node *node = (struct drm_info_node *) m->private;
1356 struct drm_device *dev = node->minor->dev;
1357 drm_i915_private_t *dev_priv = dev->dev_private;
1358 struct intel_opregion *opregion = &dev_priv->opregion;
1359 int ret;
1360
1361 ret = mutex_lock_interruptible(&dev->struct_mutex);
1362 if (ret)
1363 return ret;
1364
1365 if (opregion->header)
1366 seq_write(m, opregion->header, OPREGION_SIZE);
1367
1368 mutex_unlock(&dev->struct_mutex);
1369
1370 return 0;
1371 }
1372
1373 static int i915_gem_framebuffer_info(struct seq_file *m, void *data)
1374 {
1375 struct drm_info_node *node = (struct drm_info_node *) m->private;
1376 struct drm_device *dev = node->minor->dev;
1377 drm_i915_private_t *dev_priv = dev->dev_private;
1378 struct intel_fbdev *ifbdev;
1379 struct intel_framebuffer *fb;
1380 int ret;
1381
1382 ret = mutex_lock_interruptible(&dev->mode_config.mutex);
1383 if (ret)
1384 return ret;
1385
1386 ifbdev = dev_priv->fbdev;
1387 fb = to_intel_framebuffer(ifbdev->helper.fb);
1388
1389 seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, obj ",
1390 fb->base.width,
1391 fb->base.height,
1392 fb->base.depth,
1393 fb->base.bits_per_pixel);
1394 describe_obj(m, fb->obj);
1395 seq_printf(m, "\n");
1396
1397 list_for_each_entry(fb, &dev->mode_config.fb_list, base.head) {
1398 if (&fb->base == ifbdev->helper.fb)
1399 continue;
1400
1401 seq_printf(m, "user size: %d x %d, depth %d, %d bpp, obj ",
1402 fb->base.width,
1403 fb->base.height,
1404 fb->base.depth,
1405 fb->base.bits_per_pixel);
1406 describe_obj(m, fb->obj);
1407 seq_printf(m, "\n");
1408 }
1409
1410 mutex_unlock(&dev->mode_config.mutex);
1411
1412 return 0;
1413 }
1414
1415 static int i915_context_status(struct seq_file *m, void *unused)
1416 {
1417 struct drm_info_node *node = (struct drm_info_node *) m->private;
1418 struct drm_device *dev = node->minor->dev;
1419 drm_i915_private_t *dev_priv = dev->dev_private;
1420 int ret;
1421
1422 ret = mutex_lock_interruptible(&dev->mode_config.mutex);
1423 if (ret)
1424 return ret;
1425
1426 if (dev_priv->pwrctx) {
1427 seq_printf(m, "power context ");
1428 describe_obj(m, dev_priv->pwrctx);
1429 seq_printf(m, "\n");
1430 }
1431
1432 if (dev_priv->renderctx) {
1433 seq_printf(m, "render context ");
1434 describe_obj(m, dev_priv->renderctx);
1435 seq_printf(m, "\n");
1436 }
1437
1438 mutex_unlock(&dev->mode_config.mutex);
1439
1440 return 0;
1441 }
1442
1443 static int i915_gen6_forcewake_count_info(struct seq_file *m, void *data)
1444 {
1445 struct drm_info_node *node = (struct drm_info_node *) m->private;
1446 struct drm_device *dev = node->minor->dev;
1447 struct drm_i915_private *dev_priv = dev->dev_private;
1448 unsigned forcewake_count;
1449
1450 spin_lock_irq(&dev_priv->gt_lock);
1451 forcewake_count = dev_priv->forcewake_count;
1452 spin_unlock_irq(&dev_priv->gt_lock);
1453
1454 seq_printf(m, "forcewake count = %u\n", forcewake_count);
1455
1456 return 0;
1457 }
1458
1459 static const char *swizzle_string(unsigned swizzle)
1460 {
1461 switch(swizzle) {
1462 case I915_BIT_6_SWIZZLE_NONE:
1463 return "none";
1464 case I915_BIT_6_SWIZZLE_9:
1465 return "bit9";
1466 case I915_BIT_6_SWIZZLE_9_10:
1467 return "bit9/bit10";
1468 case I915_BIT_6_SWIZZLE_9_11:
1469 return "bit9/bit11";
1470 case I915_BIT_6_SWIZZLE_9_10_11:
1471 return "bit9/bit10/bit11";
1472 case I915_BIT_6_SWIZZLE_9_17:
1473 return "bit9/bit17";
1474 case I915_BIT_6_SWIZZLE_9_10_17:
1475 return "bit9/bit10/bit17";
1476 case I915_BIT_6_SWIZZLE_UNKNOWN:
1477 return "unkown";
1478 }
1479
1480 return "bug";
1481 }
1482
1483 static int i915_swizzle_info(struct seq_file *m, void *data)
1484 {
1485 struct drm_info_node *node = (struct drm_info_node *) m->private;
1486 struct drm_device *dev = node->minor->dev;
1487 struct drm_i915_private *dev_priv = dev->dev_private;
1488
1489 mutex_lock(&dev->struct_mutex);
1490 seq_printf(m, "bit6 swizzle for X-tiling = %s\n",
1491 swizzle_string(dev_priv->mm.bit_6_swizzle_x));
1492 seq_printf(m, "bit6 swizzle for Y-tiling = %s\n",
1493 swizzle_string(dev_priv->mm.bit_6_swizzle_y));
1494
1495 if (IS_GEN3(dev) || IS_GEN4(dev)) {
1496 seq_printf(m, "DDC = 0x%08x\n",
1497 I915_READ(DCC));
1498 seq_printf(m, "C0DRB3 = 0x%04x\n",
1499 I915_READ16(C0DRB3));
1500 seq_printf(m, "C1DRB3 = 0x%04x\n",
1501 I915_READ16(C1DRB3));
1502 } else if (IS_GEN6(dev) || IS_GEN7(dev)) {
1503 seq_printf(m, "MAD_DIMM_C0 = 0x%08x\n",
1504 I915_READ(MAD_DIMM_C0));
1505 seq_printf(m, "MAD_DIMM_C1 = 0x%08x\n",
1506 I915_READ(MAD_DIMM_C1));
1507 seq_printf(m, "MAD_DIMM_C2 = 0x%08x\n",
1508 I915_READ(MAD_DIMM_C2));
1509 seq_printf(m, "TILECTL = 0x%08x\n",
1510 I915_READ(TILECTL));
1511 seq_printf(m, "ARB_MODE = 0x%08x\n",
1512 I915_READ(ARB_MODE));
1513 seq_printf(m, "DISP_ARB_CTL = 0x%08x\n",
1514 I915_READ(DISP_ARB_CTL));
1515 }
1516 mutex_unlock(&dev->struct_mutex);
1517
1518 return 0;
1519 }
1520
1521 static int i915_ppgtt_info(struct seq_file *m, void *data)
1522 {
1523 struct drm_info_node *node = (struct drm_info_node *) m->private;
1524 struct drm_device *dev = node->minor->dev;
1525 struct drm_i915_private *dev_priv = dev->dev_private;
1526 struct intel_ring_buffer *ring;
1527 int i, ret;
1528
1529
1530 ret = mutex_lock_interruptible(&dev->struct_mutex);
1531 if (ret)
1532 return ret;
1533 if (INTEL_INFO(dev)->gen == 6)
1534 seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(GFX_MODE));
1535
1536 for (i = 0; i < I915_NUM_RINGS; i++) {
1537 ring = &dev_priv->ring[i];
1538
1539 seq_printf(m, "%s\n", ring->name);
1540 if (INTEL_INFO(dev)->gen == 7)
1541 seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(RING_MODE_GEN7(ring)));
1542 seq_printf(m, "PP_DIR_BASE: 0x%08x\n", I915_READ(RING_PP_DIR_BASE(ring)));
1543 seq_printf(m, "PP_DIR_BASE_READ: 0x%08x\n", I915_READ(RING_PP_DIR_BASE_READ(ring)));
1544 seq_printf(m, "PP_DIR_DCLV: 0x%08x\n", I915_READ(RING_PP_DIR_DCLV(ring)));
1545 }
1546 if (dev_priv->mm.aliasing_ppgtt) {
1547 struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt;
1548
1549 seq_printf(m, "aliasing PPGTT:\n");
1550 seq_printf(m, "pd gtt offset: 0x%08x\n", ppgtt->pd_offset);
1551 }
1552 seq_printf(m, "ECOCHK: 0x%08x\n", I915_READ(GAM_ECOCHK));
1553 mutex_unlock(&dev->struct_mutex);
1554
1555 return 0;
1556 }
1557
1558 static int i915_dpio_info(struct seq_file *m, void *data)
1559 {
1560 struct drm_info_node *node = (struct drm_info_node *) m->private;
1561 struct drm_device *dev = node->minor->dev;
1562 struct drm_i915_private *dev_priv = dev->dev_private;
1563 int ret;
1564
1565
1566 if (!IS_VALLEYVIEW(dev)) {
1567 seq_printf(m, "unsupported\n");
1568 return 0;
1569 }
1570
1571 ret = mutex_lock_interruptible(&dev->mode_config.mutex);
1572 if (ret)
1573 return ret;
1574
1575 seq_printf(m, "DPIO_CTL: 0x%08x\n", I915_READ(DPIO_CTL));
1576
1577 seq_printf(m, "DPIO_DIV_A: 0x%08x\n",
1578 intel_dpio_read(dev_priv, _DPIO_DIV_A));
1579 seq_printf(m, "DPIO_DIV_B: 0x%08x\n",
1580 intel_dpio_read(dev_priv, _DPIO_DIV_B));
1581
1582 seq_printf(m, "DPIO_REFSFR_A: 0x%08x\n",
1583 intel_dpio_read(dev_priv, _DPIO_REFSFR_A));
1584 seq_printf(m, "DPIO_REFSFR_B: 0x%08x\n",
1585 intel_dpio_read(dev_priv, _DPIO_REFSFR_B));
1586
1587 seq_printf(m, "DPIO_CORE_CLK_A: 0x%08x\n",
1588 intel_dpio_read(dev_priv, _DPIO_CORE_CLK_A));
1589 seq_printf(m, "DPIO_CORE_CLK_B: 0x%08x\n",
1590 intel_dpio_read(dev_priv, _DPIO_CORE_CLK_B));
1591
1592 seq_printf(m, "DPIO_LFP_COEFF_A: 0x%08x\n",
1593 intel_dpio_read(dev_priv, _DPIO_LFP_COEFF_A));
1594 seq_printf(m, "DPIO_LFP_COEFF_B: 0x%08x\n",
1595 intel_dpio_read(dev_priv, _DPIO_LFP_COEFF_B));
1596
1597 seq_printf(m, "DPIO_FASTCLK_DISABLE: 0x%08x\n",
1598 intel_dpio_read(dev_priv, DPIO_FASTCLK_DISABLE));
1599
1600 mutex_unlock(&dev->mode_config.mutex);
1601
1602 return 0;
1603 }
1604
1605 static ssize_t
1606 i915_wedged_read(struct file *filp,
1607 char __user *ubuf,
1608 size_t max,
1609 loff_t *ppos)
1610 {
1611 struct drm_device *dev = filp->private_data;
1612 drm_i915_private_t *dev_priv = dev->dev_private;
1613 char buf[80];
1614 int len;
1615
1616 len = snprintf(buf, sizeof(buf),
1617 "wedged : %d\n",
1618 atomic_read(&dev_priv->mm.wedged));
1619
1620 if (len > sizeof(buf))
1621 len = sizeof(buf);
1622
1623 return simple_read_from_buffer(ubuf, max, ppos, buf, len);
1624 }
1625
1626 static ssize_t
1627 i915_wedged_write(struct file *filp,
1628 const char __user *ubuf,
1629 size_t cnt,
1630 loff_t *ppos)
1631 {
1632 struct drm_device *dev = filp->private_data;
1633 char buf[20];
1634 int val = 1;
1635
1636 if (cnt > 0) {
1637 if (cnt > sizeof(buf) - 1)
1638 return -EINVAL;
1639
1640 if (copy_from_user(buf, ubuf, cnt))
1641 return -EFAULT;
1642 buf[cnt] = 0;
1643
1644 val = simple_strtoul(buf, NULL, 0);
1645 }
1646
1647 DRM_INFO("Manually setting wedged to %d\n", val);
1648 i915_handle_error(dev, val);
1649
1650 return cnt;
1651 }
1652
1653 static const struct file_operations i915_wedged_fops = {
1654 .owner = THIS_MODULE,
1655 .open = simple_open,
1656 .read = i915_wedged_read,
1657 .write = i915_wedged_write,
1658 .llseek = default_llseek,
1659 };
1660
1661 static ssize_t
1662 i915_max_freq_read(struct file *filp,
1663 char __user *ubuf,
1664 size_t max,
1665 loff_t *ppos)
1666 {
1667 struct drm_device *dev = filp->private_data;
1668 drm_i915_private_t *dev_priv = dev->dev_private;
1669 char buf[80];
1670 int len;
1671
1672 len = snprintf(buf, sizeof(buf),
1673 "max freq: %d\n", dev_priv->max_delay * 50);
1674
1675 if (len > sizeof(buf))
1676 len = sizeof(buf);
1677
1678 return simple_read_from_buffer(ubuf, max, ppos, buf, len);
1679 }
1680
1681 static ssize_t
1682 i915_max_freq_write(struct file *filp,
1683 const char __user *ubuf,
1684 size_t cnt,
1685 loff_t *ppos)
1686 {
1687 struct drm_device *dev = filp->private_data;
1688 struct drm_i915_private *dev_priv = dev->dev_private;
1689 char buf[20];
1690 int val = 1;
1691
1692 if (cnt > 0) {
1693 if (cnt > sizeof(buf) - 1)
1694 return -EINVAL;
1695
1696 if (copy_from_user(buf, ubuf, cnt))
1697 return -EFAULT;
1698 buf[cnt] = 0;
1699
1700 val = simple_strtoul(buf, NULL, 0);
1701 }
1702
1703 DRM_DEBUG_DRIVER("Manually setting max freq to %d\n", val);
1704
1705 /*
1706 * Turbo will still be enabled, but won't go above the set value.
1707 */
1708 dev_priv->max_delay = val / 50;
1709
1710 gen6_set_rps(dev, val / 50);
1711
1712 return cnt;
1713 }
1714
1715 static const struct file_operations i915_max_freq_fops = {
1716 .owner = THIS_MODULE,
1717 .open = simple_open,
1718 .read = i915_max_freq_read,
1719 .write = i915_max_freq_write,
1720 .llseek = default_llseek,
1721 };
1722
1723 static ssize_t
1724 i915_cache_sharing_read(struct file *filp,
1725 char __user *ubuf,
1726 size_t max,
1727 loff_t *ppos)
1728 {
1729 struct drm_device *dev = filp->private_data;
1730 drm_i915_private_t *dev_priv = dev->dev_private;
1731 char buf[80];
1732 u32 snpcr;
1733 int len;
1734
1735 mutex_lock(&dev_priv->dev->struct_mutex);
1736 snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
1737 mutex_unlock(&dev_priv->dev->struct_mutex);
1738
1739 len = snprintf(buf, sizeof(buf),
1740 "%d\n", (snpcr & GEN6_MBC_SNPCR_MASK) >>
1741 GEN6_MBC_SNPCR_SHIFT);
1742
1743 if (len > sizeof(buf))
1744 len = sizeof(buf);
1745
1746 return simple_read_from_buffer(ubuf, max, ppos, buf, len);
1747 }
1748
1749 static ssize_t
1750 i915_cache_sharing_write(struct file *filp,
1751 const char __user *ubuf,
1752 size_t cnt,
1753 loff_t *ppos)
1754 {
1755 struct drm_device *dev = filp->private_data;
1756 struct drm_i915_private *dev_priv = dev->dev_private;
1757 char buf[20];
1758 u32 snpcr;
1759 int val = 1;
1760
1761 if (cnt > 0) {
1762 if (cnt > sizeof(buf) - 1)
1763 return -EINVAL;
1764
1765 if (copy_from_user(buf, ubuf, cnt))
1766 return -EFAULT;
1767 buf[cnt] = 0;
1768
1769 val = simple_strtoul(buf, NULL, 0);
1770 }
1771
1772 if (val < 0 || val > 3)
1773 return -EINVAL;
1774
1775 DRM_DEBUG_DRIVER("Manually setting uncore sharing to %d\n", val);
1776
1777 /* Update the cache sharing policy here as well */
1778 snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
1779 snpcr &= ~GEN6_MBC_SNPCR_MASK;
1780 snpcr |= (val << GEN6_MBC_SNPCR_SHIFT);
1781 I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr);
1782
1783 return cnt;
1784 }
1785
1786 static const struct file_operations i915_cache_sharing_fops = {
1787 .owner = THIS_MODULE,
1788 .open = simple_open,
1789 .read = i915_cache_sharing_read,
1790 .write = i915_cache_sharing_write,
1791 .llseek = default_llseek,
1792 };
1793
1794 /* As the drm_debugfs_init() routines are called before dev->dev_private is
1795 * allocated we need to hook into the minor for release. */
1796 static int
1797 drm_add_fake_info_node(struct drm_minor *minor,
1798 struct dentry *ent,
1799 const void *key)
1800 {
1801 struct drm_info_node *node;
1802
1803 node = kmalloc(sizeof(struct drm_info_node), GFP_KERNEL);
1804 if (node == NULL) {
1805 debugfs_remove(ent);
1806 return -ENOMEM;
1807 }
1808
1809 node->minor = minor;
1810 node->dent = ent;
1811 node->info_ent = (void *) key;
1812
1813 mutex_lock(&minor->debugfs_lock);
1814 list_add(&node->list, &minor->debugfs_list);
1815 mutex_unlock(&minor->debugfs_lock);
1816
1817 return 0;
1818 }
1819
1820 static int i915_forcewake_open(struct inode *inode, struct file *file)
1821 {
1822 struct drm_device *dev = inode->i_private;
1823 struct drm_i915_private *dev_priv = dev->dev_private;
1824 int ret;
1825
1826 if (INTEL_INFO(dev)->gen < 6)
1827 return 0;
1828
1829 ret = mutex_lock_interruptible(&dev->struct_mutex);
1830 if (ret)
1831 return ret;
1832 gen6_gt_force_wake_get(dev_priv);
1833 mutex_unlock(&dev->struct_mutex);
1834
1835 return 0;
1836 }
1837
1838 static int i915_forcewake_release(struct inode *inode, struct file *file)
1839 {
1840 struct drm_device *dev = inode->i_private;
1841 struct drm_i915_private *dev_priv = dev->dev_private;
1842
1843 if (INTEL_INFO(dev)->gen < 6)
1844 return 0;
1845
1846 /*
1847 * It's bad that we can potentially hang userspace if struct_mutex gets
1848 * forever stuck. However, if we cannot acquire this lock it means that
1849 * almost certainly the driver has hung, is not unload-able. Therefore
1850 * hanging here is probably a minor inconvenience not to be seen my
1851 * almost every user.
1852 */
1853 mutex_lock(&dev->struct_mutex);
1854 gen6_gt_force_wake_put(dev_priv);
1855 mutex_unlock(&dev->struct_mutex);
1856
1857 return 0;
1858 }
1859
1860 static const struct file_operations i915_forcewake_fops = {
1861 .owner = THIS_MODULE,
1862 .open = i915_forcewake_open,
1863 .release = i915_forcewake_release,
1864 };
1865
1866 static int i915_forcewake_create(struct dentry *root, struct drm_minor *minor)
1867 {
1868 struct drm_device *dev = minor->dev;
1869 struct dentry *ent;
1870
1871 ent = debugfs_create_file("i915_forcewake_user",
1872 S_IRUSR,
1873 root, dev,
1874 &i915_forcewake_fops);
1875 if (IS_ERR(ent))
1876 return PTR_ERR(ent);
1877
1878 return drm_add_fake_info_node(minor, ent, &i915_forcewake_fops);
1879 }
1880
1881 static int i915_debugfs_create(struct dentry *root,
1882 struct drm_minor *minor,
1883 const char *name,
1884 const struct file_operations *fops)
1885 {
1886 struct drm_device *dev = minor->dev;
1887 struct dentry *ent;
1888
1889 ent = debugfs_create_file(name,
1890 S_IRUGO | S_IWUSR,
1891 root, dev,
1892 fops);
1893 if (IS_ERR(ent))
1894 return PTR_ERR(ent);
1895
1896 return drm_add_fake_info_node(minor, ent, fops);
1897 }
1898
1899 static struct drm_info_list i915_debugfs_list[] = {
1900 {"i915_capabilities", i915_capabilities, 0},
1901 {"i915_gem_objects", i915_gem_object_info, 0},
1902 {"i915_gem_gtt", i915_gem_gtt_info, 0},
1903 {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST},
1904 {"i915_gem_flushing", i915_gem_object_list_info, 0, (void *) FLUSHING_LIST},
1905 {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST},
1906 {"i915_gem_pinned", i915_gem_object_list_info, 0, (void *) PINNED_LIST},
1907 {"i915_gem_deferred_free", i915_gem_object_list_info, 0, (void *) DEFERRED_FREE_LIST},
1908 {"i915_gem_pageflip", i915_gem_pageflip_info, 0},
1909 {"i915_gem_request", i915_gem_request_info, 0},
1910 {"i915_gem_seqno", i915_gem_seqno_info, 0},
1911 {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0},
1912 {"i915_gem_interrupt", i915_interrupt_info, 0},
1913 {"i915_gem_hws", i915_hws_info, 0, (void *)RCS},
1914 {"i915_gem_hws_blt", i915_hws_info, 0, (void *)BCS},
1915 {"i915_gem_hws_bsd", i915_hws_info, 0, (void *)VCS},
1916 {"i915_ringbuffer_data", i915_ringbuffer_data, 0, (void *)RCS},
1917 {"i915_ringbuffer_info", i915_ringbuffer_info, 0, (void *)RCS},
1918 {"i915_bsd_ringbuffer_data", i915_ringbuffer_data, 0, (void *)VCS},
1919 {"i915_bsd_ringbuffer_info", i915_ringbuffer_info, 0, (void *)VCS},
1920 {"i915_blt_ringbuffer_data", i915_ringbuffer_data, 0, (void *)BCS},
1921 {"i915_blt_ringbuffer_info", i915_ringbuffer_info, 0, (void *)BCS},
1922 {"i915_error_state", i915_error_state, 0},
1923 {"i915_rstdby_delays", i915_rstdby_delays, 0},
1924 {"i915_cur_delayinfo", i915_cur_delayinfo, 0},
1925 {"i915_delayfreq_table", i915_delayfreq_table, 0},
1926 {"i915_inttoext_table", i915_inttoext_table, 0},
1927 {"i915_drpc_info", i915_drpc_info, 0},
1928 {"i915_emon_status", i915_emon_status, 0},
1929 {"i915_ring_freq_table", i915_ring_freq_table, 0},
1930 {"i915_gfxec", i915_gfxec, 0},
1931 {"i915_fbc_status", i915_fbc_status, 0},
1932 {"i915_sr_status", i915_sr_status, 0},
1933 {"i915_opregion", i915_opregion, 0},
1934 {"i915_gem_framebuffer", i915_gem_framebuffer_info, 0},
1935 {"i915_context_status", i915_context_status, 0},
1936 {"i915_gen6_forcewake_count", i915_gen6_forcewake_count_info, 0},
1937 {"i915_swizzle_info", i915_swizzle_info, 0},
1938 {"i915_ppgtt_info", i915_ppgtt_info, 0},
1939 {"i915_dpio", i915_dpio_info, 0},
1940 };
1941 #define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list)
1942
1943 int i915_debugfs_init(struct drm_minor *minor)
1944 {
1945 int ret;
1946
1947 ret = i915_debugfs_create(minor->debugfs_root, minor,
1948 "i915_wedged",
1949 &i915_wedged_fops);
1950 if (ret)
1951 return ret;
1952
1953 ret = i915_forcewake_create(minor->debugfs_root, minor);
1954 if (ret)
1955 return ret;
1956
1957 ret = i915_debugfs_create(minor->debugfs_root, minor,
1958 "i915_max_freq",
1959 &i915_max_freq_fops);
1960 if (ret)
1961 return ret;
1962
1963 ret = i915_debugfs_create(minor->debugfs_root, minor,
1964 "i915_cache_sharing",
1965 &i915_cache_sharing_fops);
1966 if (ret)
1967 return ret;
1968
1969 return drm_debugfs_create_files(i915_debugfs_list,
1970 I915_DEBUGFS_ENTRIES,
1971 minor->debugfs_root, minor);
1972 }
1973
1974 void i915_debugfs_cleanup(struct drm_minor *minor)
1975 {
1976 drm_debugfs_remove_files(i915_debugfs_list,
1977 I915_DEBUGFS_ENTRIES, minor);
1978 drm_debugfs_remove_files((struct drm_info_list *) &i915_forcewake_fops,
1979 1, minor);
1980 drm_debugfs_remove_files((struct drm_info_list *) &i915_wedged_fops,
1981 1, minor);
1982 drm_debugfs_remove_files((struct drm_info_list *) &i915_max_freq_fops,
1983 1, minor);
1984 drm_debugfs_remove_files((struct drm_info_list *) &i915_cache_sharing_fops,
1985 1, minor);
1986 }
1987
1988 #endif /* CONFIG_DEBUG_FS */
Linux kernel - Deliverables
This page took 0.107106 seconds and 5 git commands to generate.