1 /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
5 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the
10 * "Software"), to deal in the Software without restriction, including
11 * without limitation the rights to use, copy, modify, merge, publish,
12 * distribute, sub license, and/or sell copies of the Software, and to
13 * permit persons to whom the Software is furnished to do so, subject to
14 * the following conditions:
16 * The above copyright notice and this permission notice (including the
17 * next paragraph) shall be included in all copies or substantial portions
20 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
21 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
23 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
24 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
33 #include <uapi/drm/i915_drm.h>
36 #include "intel_bios.h"
37 #include "intel_ringbuffer.h"
38 #include "i915_gem_gtt.h"
39 #include <linux/io-mapping.h>
40 #include <linux/i2c.h>
41 #include <linux/i2c-algo-bit.h>
42 #include <drm/intel-gtt.h>
43 #include <linux/backlight.h>
44 #include <linux/hashtable.h>
45 #include <linux/intel-iommu.h>
46 #include <linux/kref.h>
47 #include <linux/pm_qos.h>
49 /* General customization:
52 #define DRIVER_AUTHOR "Tungsten Graphics, Inc."
54 #define DRIVER_NAME "i915"
55 #define DRIVER_DESC "Intel Graphics"
56 #define DRIVER_DATE "20140620"
64 I915_MAX_PIPES
= _PIPE_EDP
66 #define pipe_name(p) ((p) + 'A')
75 #define transcoder_name(t) ((t) + 'A')
82 #define plane_name(p) ((p) + 'A')
84 #define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites[(p)] + (s) + 'A')
94 #define port_name(p) ((p) + 'A')
96 #define I915_NUM_PHYS_VLV 2
108 enum intel_display_power_domain
{
112 POWER_DOMAIN_PIPE_A_PANEL_FITTER
,
113 POWER_DOMAIN_PIPE_B_PANEL_FITTER
,
114 POWER_DOMAIN_PIPE_C_PANEL_FITTER
,
115 POWER_DOMAIN_TRANSCODER_A
,
116 POWER_DOMAIN_TRANSCODER_B
,
117 POWER_DOMAIN_TRANSCODER_C
,
118 POWER_DOMAIN_TRANSCODER_EDP
,
119 POWER_DOMAIN_PORT_DDI_A_2_LANES
,
120 POWER_DOMAIN_PORT_DDI_A_4_LANES
,
121 POWER_DOMAIN_PORT_DDI_B_2_LANES
,
122 POWER_DOMAIN_PORT_DDI_B_4_LANES
,
123 POWER_DOMAIN_PORT_DDI_C_2_LANES
,
124 POWER_DOMAIN_PORT_DDI_C_4_LANES
,
125 POWER_DOMAIN_PORT_DDI_D_2_LANES
,
126 POWER_DOMAIN_PORT_DDI_D_4_LANES
,
127 POWER_DOMAIN_PORT_DSI
,
128 POWER_DOMAIN_PORT_CRT
,
129 POWER_DOMAIN_PORT_OTHER
,
138 #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A)
139 #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \
140 ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER)
141 #define POWER_DOMAIN_TRANSCODER(tran) \
142 ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \
143 (tran) + POWER_DOMAIN_TRANSCODER_A)
147 HPD_PORT_A
= HPD_NONE
, /* PORT_A is internal */
148 HPD_TV
= HPD_NONE
, /* TV is known to be unreliable */
158 #define I915_GEM_GPU_DOMAINS \
159 (I915_GEM_DOMAIN_RENDER | \
160 I915_GEM_DOMAIN_SAMPLER | \
161 I915_GEM_DOMAIN_COMMAND | \
162 I915_GEM_DOMAIN_INSTRUCTION | \
163 I915_GEM_DOMAIN_VERTEX)
165 #define for_each_pipe(p) for ((p) = 0; (p) < INTEL_INFO(dev)->num_pipes; (p)++)
166 #define for_each_sprite(p, s) for ((s) = 0; (s) < INTEL_INFO(dev)->num_sprites[(p)]; (s)++)
168 #define for_each_crtc(dev, crtc) \
169 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head)
171 #define for_each_intel_crtc(dev, intel_crtc) \
172 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, base.head)
174 #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \
175 list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \
176 if ((intel_encoder)->base.crtc == (__crtc))
178 #define for_each_connector_on_encoder(dev, __encoder, intel_connector) \
179 list_for_each_entry((intel_connector), &(dev)->mode_config.connector_list, base.head) \
180 if ((intel_connector)->base.encoder == (__encoder))
182 struct drm_i915_private
;
183 struct i915_mmu_object
;
186 DPLL_ID_PRIVATE
= -1, /* non-shared dpll in use */
187 /* real shared dpll ids must be >= 0 */
188 DPLL_ID_PCH_PLL_A
= 0,
189 DPLL_ID_PCH_PLL_B
= 1,
193 #define I915_NUM_PLLS 2
195 struct intel_dpll_hw_state
{
202 struct intel_shared_dpll
{
203 int refcount
; /* count of number of CRTCs sharing this PLL */
204 int active
; /* count of number of active CRTCs (i.e. DPMS on) */
205 bool on
; /* is the PLL actually active? Disabled during modeset */
207 /* should match the index in the dev_priv->shared_dplls array */
208 enum intel_dpll_id id
;
209 struct intel_dpll_hw_state hw_state
;
210 /* The mode_set hook is optional and should be used together with the
211 * intel_prepare_shared_dpll function. */
212 void (*mode_set
)(struct drm_i915_private
*dev_priv
,
213 struct intel_shared_dpll
*pll
);
214 void (*enable
)(struct drm_i915_private
*dev_priv
,
215 struct intel_shared_dpll
*pll
);
216 void (*disable
)(struct drm_i915_private
*dev_priv
,
217 struct intel_shared_dpll
*pll
);
218 bool (*get_hw_state
)(struct drm_i915_private
*dev_priv
,
219 struct intel_shared_dpll
*pll
,
220 struct intel_dpll_hw_state
*hw_state
);
223 /* Used by dp and fdi links */
224 struct intel_link_m_n
{
232 void intel_link_compute_m_n(int bpp
, int nlanes
,
233 int pixel_clock
, int link_clock
,
234 struct intel_link_m_n
*m_n
);
236 struct intel_ddi_plls
{
241 /* Interface history:
244 * 1.2: Add Power Management
245 * 1.3: Add vblank support
246 * 1.4: Fix cmdbuffer path, add heap destroy
247 * 1.5: Add vblank pipe configuration
248 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
249 * - Support vertical blank on secondary display pipe
251 #define DRIVER_MAJOR 1
252 #define DRIVER_MINOR 6
253 #define DRIVER_PATCHLEVEL 0
255 #define WATCH_LISTS 0
258 struct opregion_header
;
259 struct opregion_acpi
;
260 struct opregion_swsci
;
261 struct opregion_asle
;
263 struct intel_opregion
{
264 struct opregion_header __iomem
*header
;
265 struct opregion_acpi __iomem
*acpi
;
266 struct opregion_swsci __iomem
*swsci
;
267 u32 swsci_gbda_sub_functions
;
268 u32 swsci_sbcb_sub_functions
;
269 struct opregion_asle __iomem
*asle
;
271 u32 __iomem
*lid_state
;
272 struct work_struct asle_work
;
274 #define OPREGION_SIZE (8*1024)
276 struct intel_overlay
;
277 struct intel_overlay_error_state
;
279 struct drm_i915_master_private
{
280 drm_local_map_t
*sarea
;
281 struct _drm_i915_sarea
*sarea_priv
;
283 #define I915_FENCE_REG_NONE -1
284 #define I915_MAX_NUM_FENCES 32
285 /* 32 fences + sign bit for FENCE_REG_NONE */
286 #define I915_MAX_NUM_FENCE_BITS 6
288 struct drm_i915_fence_reg
{
289 struct list_head lru_list
;
290 struct drm_i915_gem_object
*obj
;
294 struct sdvo_device_mapping
{
303 struct intel_display_error_state
;
305 struct drm_i915_error_state
{
313 /* Generic register state */
320 u32 error
; /* gen6+ */
321 u32 err_int
; /* gen7 */
327 u32 extra_instdone
[I915_NUM_INSTDONE_REG
];
328 u64 fence
[I915_MAX_NUM_FENCES
];
329 struct intel_overlay_error_state
*overlay
;
330 struct intel_display_error_state
*display
;
331 struct drm_i915_error_object
*semaphore_obj
;
333 struct drm_i915_error_ring
{
335 /* Software tracked state */
338 enum intel_ring_hangcheck_action hangcheck_action
;
341 /* our own tracking of ring head and tail */
345 u32 semaphore_seqno
[I915_NUM_RINGS
- 1];
363 u32 rc_psmi
; /* sleep state */
364 u32 semaphore_mboxes
[I915_NUM_RINGS
- 1];
366 struct drm_i915_error_object
{
370 } *ringbuffer
, *batchbuffer
, *wa_batchbuffer
, *ctx
, *hws_page
;
372 struct drm_i915_error_request
{
387 char comm
[TASK_COMM_LEN
];
388 } ring
[I915_NUM_RINGS
];
389 struct drm_i915_error_buffer
{
396 s32 fence_reg
:I915_MAX_NUM_FENCE_BITS
;
404 } **active_bo
, **pinned_bo
;
406 u32
*active_bo_count
, *pinned_bo_count
;
409 struct intel_connector
;
410 struct intel_crtc_config
;
411 struct intel_plane_config
;
416 struct drm_i915_display_funcs
{
417 bool (*fbc_enabled
)(struct drm_device
*dev
);
418 void (*enable_fbc
)(struct drm_crtc
*crtc
);
419 void (*disable_fbc
)(struct drm_device
*dev
);
420 int (*get_display_clock_speed
)(struct drm_device
*dev
);
421 int (*get_fifo_size
)(struct drm_device
*dev
, int plane
);
423 * find_dpll() - Find the best values for the PLL
424 * @limit: limits for the PLL
425 * @crtc: current CRTC
426 * @target: target frequency in kHz
427 * @refclk: reference clock frequency in kHz
428 * @match_clock: if provided, @best_clock P divider must
429 * match the P divider from @match_clock
430 * used for LVDS downclocking
431 * @best_clock: best PLL values found
433 * Returns true on success, false on failure.
435 bool (*find_dpll
)(const struct intel_limit
*limit
,
436 struct drm_crtc
*crtc
,
437 int target
, int refclk
,
438 struct dpll
*match_clock
,
439 struct dpll
*best_clock
);
440 void (*update_wm
)(struct drm_crtc
*crtc
);
441 void (*update_sprite_wm
)(struct drm_plane
*plane
,
442 struct drm_crtc
*crtc
,
443 uint32_t sprite_width
, int pixel_size
,
444 bool enable
, bool scaled
);
445 void (*modeset_global_resources
)(struct drm_device
*dev
);
446 /* Returns the active state of the crtc, and if the crtc is active,
447 * fills out the pipe-config with the hw state. */
448 bool (*get_pipe_config
)(struct intel_crtc
*,
449 struct intel_crtc_config
*);
450 void (*get_plane_config
)(struct intel_crtc
*,
451 struct intel_plane_config
*);
452 int (*crtc_mode_set
)(struct drm_crtc
*crtc
,
454 struct drm_framebuffer
*old_fb
);
455 void (*crtc_enable
)(struct drm_crtc
*crtc
);
456 void (*crtc_disable
)(struct drm_crtc
*crtc
);
457 void (*off
)(struct drm_crtc
*crtc
);
458 void (*write_eld
)(struct drm_connector
*connector
,
459 struct drm_crtc
*crtc
,
460 struct drm_display_mode
*mode
);
461 void (*fdi_link_train
)(struct drm_crtc
*crtc
);
462 void (*init_clock_gating
)(struct drm_device
*dev
);
463 int (*queue_flip
)(struct drm_device
*dev
, struct drm_crtc
*crtc
,
464 struct drm_framebuffer
*fb
,
465 struct drm_i915_gem_object
*obj
,
466 struct intel_engine_cs
*ring
,
468 void (*update_primary_plane
)(struct drm_crtc
*crtc
,
469 struct drm_framebuffer
*fb
,
471 void (*hpd_irq_setup
)(struct drm_device
*dev
);
472 /* clock updates for mode set */
474 /* render clock increase/decrease */
475 /* display clock increase/decrease */
476 /* pll clock increase/decrease */
478 int (*setup_backlight
)(struct intel_connector
*connector
);
479 uint32_t (*get_backlight
)(struct intel_connector
*connector
);
480 void (*set_backlight
)(struct intel_connector
*connector
,
482 void (*disable_backlight
)(struct intel_connector
*connector
);
483 void (*enable_backlight
)(struct intel_connector
*connector
);
486 struct intel_uncore_funcs
{
487 void (*force_wake_get
)(struct drm_i915_private
*dev_priv
,
489 void (*force_wake_put
)(struct drm_i915_private
*dev_priv
,
492 uint8_t (*mmio_readb
)(struct drm_i915_private
*dev_priv
, off_t offset
, bool trace
);
493 uint16_t (*mmio_readw
)(struct drm_i915_private
*dev_priv
, off_t offset
, bool trace
);
494 uint32_t (*mmio_readl
)(struct drm_i915_private
*dev_priv
, off_t offset
, bool trace
);
495 uint64_t (*mmio_readq
)(struct drm_i915_private
*dev_priv
, off_t offset
, bool trace
);
497 void (*mmio_writeb
)(struct drm_i915_private
*dev_priv
, off_t offset
,
498 uint8_t val
, bool trace
);
499 void (*mmio_writew
)(struct drm_i915_private
*dev_priv
, off_t offset
,
500 uint16_t val
, bool trace
);
501 void (*mmio_writel
)(struct drm_i915_private
*dev_priv
, off_t offset
,
502 uint32_t val
, bool trace
);
503 void (*mmio_writeq
)(struct drm_i915_private
*dev_priv
, off_t offset
,
504 uint64_t val
, bool trace
);
507 struct intel_uncore
{
508 spinlock_t lock
; /** lock is also taken in irq contexts. */
510 struct intel_uncore_funcs funcs
;
513 unsigned forcewake_count
;
515 unsigned fw_rendercount
;
516 unsigned fw_mediacount
;
518 struct timer_list force_wake_timer
;
521 #define DEV_INFO_FOR_EACH_FLAG(func, sep) \
522 func(is_mobile) sep \
525 func(is_i945gm) sep \
527 func(need_gfx_hws) sep \
529 func(is_pineview) sep \
530 func(is_broadwater) sep \
531 func(is_crestline) sep \
532 func(is_ivybridge) sep \
533 func(is_valleyview) sep \
534 func(is_haswell) sep \
535 func(is_preliminary) sep \
537 func(has_pipe_cxsr) sep \
538 func(has_hotplug) sep \
539 func(cursor_needs_physical) sep \
540 func(has_overlay) sep \
541 func(overlay_needs_physical) sep \
542 func(supports_tv) sep \
547 #define DEFINE_FLAG(name) u8 name:1
548 #define SEP_SEMICOLON ;
550 struct intel_device_info
{
551 u32 display_mmio_offset
;
553 u8 num_sprites
[I915_MAX_PIPES
];
555 u8 ring_mask
; /* Rings supported by the HW */
556 DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG
, SEP_SEMICOLON
);
557 /* Register offsets for the various display pipes and transcoders */
558 int pipe_offsets
[I915_MAX_TRANSCODERS
];
559 int trans_offsets
[I915_MAX_TRANSCODERS
];
560 int palette_offsets
[I915_MAX_PIPES
];
561 int cursor_offsets
[I915_MAX_PIPES
];
567 enum i915_cache_level
{
569 I915_CACHE_LLC
, /* also used for snoopable memory on non-LLC */
570 I915_CACHE_L3_LLC
, /* gen7+, L3 sits between the domain specifc
571 caches, eg sampler/render caches, and the
572 large Last-Level-Cache. LLC is coherent with
573 the CPU, but L3 is only visible to the GPU. */
574 I915_CACHE_WT
, /* hsw:gt3e WriteThrough for scanouts */
577 struct i915_ctx_hang_stats
{
578 /* This context had batch pending when hang was declared */
579 unsigned batch_pending
;
581 /* This context had batch active when hang was declared */
582 unsigned batch_active
;
584 /* Time when this context was last blamed for a GPU reset */
585 unsigned long guilty_ts
;
587 /* This context is banned to submit more work */
591 /* This must match up with the value previously used for execbuf2.rsvd1. */
592 #define DEFAULT_CONTEXT_HANDLE 0
594 * struct intel_context - as the name implies, represents a context.
595 * @ref: reference count.
596 * @user_handle: userspace tracking identity for this context.
597 * @remap_slice: l3 row remapping information.
598 * @file_priv: filp associated with this context (NULL for global default
600 * @hang_stats: information about the role of this context in possible GPU
602 * @vm: virtual memory space used by this context.
603 * @legacy_hw_ctx: render context backing object and whether it is correctly
604 * initialized (legacy ring submission mechanism only).
605 * @link: link in the global list of contexts.
607 * Contexts are memory images used by the hardware to store copies of their
610 struct intel_context
{
614 struct drm_i915_file_private
*file_priv
;
615 struct i915_ctx_hang_stats hang_stats
;
616 struct i915_address_space
*vm
;
619 struct drm_i915_gem_object
*rcs_state
;
623 struct list_head link
;
633 struct drm_mm_node compressed_fb
;
634 struct drm_mm_node
*compressed_llb
;
636 struct intel_fbc_work
{
637 struct delayed_work work
;
638 struct drm_crtc
*crtc
;
639 struct drm_framebuffer
*fb
;
643 FBC_OK
, /* FBC is enabled */
644 FBC_UNSUPPORTED
, /* FBC is not supported by this chipset */
645 FBC_NO_OUTPUT
, /* no outputs enabled to compress */
646 FBC_STOLEN_TOO_SMALL
, /* not enough space for buffers */
647 FBC_UNSUPPORTED_MODE
, /* interlace or doublescanned mode */
648 FBC_MODE_TOO_LARGE
, /* mode too large for compression */
649 FBC_BAD_PLANE
, /* fbc not supported on plane */
650 FBC_NOT_TILED
, /* buffer not tiled */
651 FBC_MULTIPLE_PIPES
, /* more than one pipe active */
653 FBC_CHIP_DEFAULT
, /* disabled by default on this chip */
658 struct intel_connector
*connector
;
667 struct delayed_work work
;
671 PCH_NONE
= 0, /* No PCH present */
672 PCH_IBX
, /* Ibexpeak PCH */
673 PCH_CPT
, /* Cougarpoint PCH */
674 PCH_LPT
, /* Lynxpoint PCH */
678 enum intel_sbi_destination
{
683 #define QUIRK_PIPEA_FORCE (1<<0)
684 #define QUIRK_LVDS_SSC_DISABLE (1<<1)
685 #define QUIRK_INVERT_BRIGHTNESS (1<<2)
688 struct intel_fbc_work
;
691 struct i2c_adapter adapter
;
695 struct i2c_algo_bit_data bit_algo
;
696 struct drm_i915_private
*dev_priv
;
699 struct i915_suspend_saved_registers
{
720 u32 saveTRANS_HTOTAL_A
;
721 u32 saveTRANS_HBLANK_A
;
722 u32 saveTRANS_HSYNC_A
;
723 u32 saveTRANS_VTOTAL_A
;
724 u32 saveTRANS_VBLANK_A
;
725 u32 saveTRANS_VSYNC_A
;
733 u32 savePFIT_PGM_RATIOS
;
734 u32 saveBLC_HIST_CTL
;
736 u32 saveBLC_PWM_CTL2
;
737 u32 saveBLC_HIST_CTL_B
;
738 u32 saveBLC_CPU_PWM_CTL
;
739 u32 saveBLC_CPU_PWM_CTL2
;
752 u32 saveTRANS_HTOTAL_B
;
753 u32 saveTRANS_HBLANK_B
;
754 u32 saveTRANS_HSYNC_B
;
755 u32 saveTRANS_VTOTAL_B
;
756 u32 saveTRANS_VBLANK_B
;
757 u32 saveTRANS_VSYNC_B
;
771 u32 savePP_ON_DELAYS
;
772 u32 savePP_OFF_DELAYS
;
780 u32 savePFIT_CONTROL
;
781 u32 save_palette_a
[256];
782 u32 save_palette_b
[256];
793 u32 saveCACHE_MODE_0
;
794 u32 saveMI_ARB_STATE
;
805 uint64_t saveFENCE
[I915_MAX_NUM_FENCES
];
816 u32 savePIPEA_GMCH_DATA_M
;
817 u32 savePIPEB_GMCH_DATA_M
;
818 u32 savePIPEA_GMCH_DATA_N
;
819 u32 savePIPEB_GMCH_DATA_N
;
820 u32 savePIPEA_DP_LINK_M
;
821 u32 savePIPEB_DP_LINK_M
;
822 u32 savePIPEA_DP_LINK_N
;
823 u32 savePIPEB_DP_LINK_N
;
834 u32 savePCH_DREF_CONTROL
;
835 u32 saveDISP_ARB_CTL
;
836 u32 savePIPEA_DATA_M1
;
837 u32 savePIPEA_DATA_N1
;
838 u32 savePIPEA_LINK_M1
;
839 u32 savePIPEA_LINK_N1
;
840 u32 savePIPEB_DATA_M1
;
841 u32 savePIPEB_DATA_N1
;
842 u32 savePIPEB_LINK_M1
;
843 u32 savePIPEB_LINK_N1
;
844 u32 saveMCHBAR_RENDER_STANDBY
;
845 u32 savePCH_PORT_HOTPLUG
;
848 struct vlv_s0ix_state
{
855 u32 lra_limits
[GEN7_LRA_LIMITS_REG_NUM
];
856 u32 media_max_req_count
;
857 u32 gfx_max_req_count
;
889 /* Display 1 CZ domain */
894 u32 gt_scratch
[GEN7_GT_SCRATCH_REG_NUM
];
896 /* GT SA CZ domain */
903 /* Display 2 CZ domain */
909 struct intel_rps_ei_calc
{
915 struct intel_gen6_power_mgmt
{
916 /* work and pm_iir are protected by dev_priv->irq_lock */
917 struct work_struct work
;
920 /* Frequencies are stored in potentially platform dependent multiples.
921 * In other words, *_freq needs to be multiplied by X to be interesting.
922 * Soft limits are those which are used for the dynamic reclocking done
923 * by the driver (raise frequencies under heavy loads, and lower for
924 * lighter loads). Hard limits are those imposed by the hardware.
926 * A distinction is made for overclocking, which is never enabled by
927 * default, and is considered to be above the hard limit if it's
930 u8 cur_freq
; /* Current frequency (cached, may not == HW) */
931 u8 min_freq_softlimit
; /* Minimum frequency permitted by the driver */
932 u8 max_freq_softlimit
; /* Max frequency permitted by the driver */
933 u8 max_freq
; /* Maximum frequency, RP0 if not overclocking */
934 u8 min_freq
; /* AKA RPn. Minimum frequency */
935 u8 efficient_freq
; /* AKA RPe. Pre-determined balanced frequency */
936 u8 rp1_freq
; /* "less than" RP0 power/freqency */
937 u8 rp0_freq
; /* Non-overclocked max frequency. */
939 u32 ei_interrupt_count
;
942 enum { LOW_POWER
, BETWEEN
, HIGH_POWER
} power
;
945 struct delayed_work delayed_resume_work
;
948 * Protects RPS/RC6 register access and PCU communication.
949 * Must be taken after struct_mutex if nested.
951 struct mutex hw_lock
;
954 /* defined intel_pm.c */
955 extern spinlock_t mchdev_lock
;
957 struct intel_ilk_power_mgmt
{
965 unsigned long last_time1
;
966 unsigned long chipset_power
;
968 struct timespec last_time2
;
969 unsigned long gfx_power
;
975 struct drm_i915_gem_object
*pwrctx
;
976 struct drm_i915_gem_object
*renderctx
;
979 struct drm_i915_private
;
980 struct i915_power_well
;
982 struct i915_power_well_ops
{
984 * Synchronize the well's hw state to match the current sw state, for
985 * example enable/disable it based on the current refcount. Called
986 * during driver init and resume time, possibly after first calling
987 * the enable/disable handlers.
989 void (*sync_hw
)(struct drm_i915_private
*dev_priv
,
990 struct i915_power_well
*power_well
);
992 * Enable the well and resources that depend on it (for example
993 * interrupts located on the well). Called after the 0->1 refcount
996 void (*enable
)(struct drm_i915_private
*dev_priv
,
997 struct i915_power_well
*power_well
);
999 * Disable the well and resources that depend on it. Called after
1000 * the 1->0 refcount transition.
1002 void (*disable
)(struct drm_i915_private
*dev_priv
,
1003 struct i915_power_well
*power_well
);
1004 /* Returns the hw enabled state. */
1005 bool (*is_enabled
)(struct drm_i915_private
*dev_priv
,
1006 struct i915_power_well
*power_well
);
1009 /* Power well structure for haswell */
1010 struct i915_power_well
{
1013 /* power well enable/disable usage count */
1015 /* cached hw enabled state */
1017 unsigned long domains
;
1019 const struct i915_power_well_ops
*ops
;
1022 struct i915_power_domains
{
1024 * Power wells needed for initialization at driver init and suspend
1025 * time are on. They are kept on until after the first modeset.
1029 int power_well_count
;
1032 int domain_use_count
[POWER_DOMAIN_NUM
];
1033 struct i915_power_well
*power_wells
;
1036 struct i915_dri1_state
{
1037 unsigned allow_batchbuffer
: 1;
1038 u32 __iomem
*gfx_hws_cpu_addr
;
1049 struct i915_ums_state
{
1051 * Flag if the X Server, and thus DRM, is not currently in
1052 * control of the device.
1054 * This is set between LeaveVT and EnterVT. It needs to be
1055 * replaced with a semaphore. It also needs to be
1056 * transitioned away from for kernel modesetting.
1061 #define MAX_L3_SLICES 2
1062 struct intel_l3_parity
{
1063 u32
*remap_info
[MAX_L3_SLICES
];
1064 struct work_struct error_work
;
1068 struct i915_gem_mm
{
1069 /** Memory allocator for GTT stolen memory */
1070 struct drm_mm stolen
;
1071 /** List of all objects in gtt_space. Used to restore gtt
1072 * mappings on resume */
1073 struct list_head bound_list
;
1075 * List of objects which are not bound to the GTT (thus
1076 * are idle and not used by the GPU) but still have
1077 * (presumably uncached) pages still attached.
1079 struct list_head unbound_list
;
1081 /** Usable portion of the GTT for GEM */
1082 unsigned long stolen_base
; /* limited to low memory (32-bit) */
1084 /** PPGTT used for aliasing the PPGTT with the GTT */
1085 struct i915_hw_ppgtt
*aliasing_ppgtt
;
1087 struct notifier_block oom_notifier
;
1088 struct shrinker shrinker
;
1089 bool shrinker_no_lock_stealing
;
1091 /** LRU list of objects with fence regs on them. */
1092 struct list_head fence_list
;
1095 * We leave the user IRQ off as much as possible,
1096 * but this means that requests will finish and never
1097 * be retired once the system goes idle. Set a timer to
1098 * fire periodically while the ring is running. When it
1099 * fires, go retire requests.
1101 struct delayed_work retire_work
;
1104 * When we detect an idle GPU, we want to turn on
1105 * powersaving features. So once we see that there
1106 * are no more requests outstanding and no more
1107 * arrive within a small period of time, we fire
1108 * off the idle_work.
1110 struct delayed_work idle_work
;
1113 * Are we in a non-interruptible section of code like
1119 * Is the GPU currently considered idle, or busy executing userspace
1120 * requests? Whilst idle, we attempt to power down the hardware and
1121 * display clocks. In order to reduce the effect on performance, there
1122 * is a slight delay before we do so.
1126 /* the indicator for dispatch video commands on two BSD rings */
1127 int bsd_ring_dispatch_index
;
1129 /** Bit 6 swizzling required for X tiling */
1130 uint32_t bit_6_swizzle_x
;
1131 /** Bit 6 swizzling required for Y tiling */
1132 uint32_t bit_6_swizzle_y
;
1134 /* accounting, useful for userland debugging */
1135 spinlock_t object_stat_lock
;
1136 size_t object_memory
;
1140 struct drm_i915_error_state_buf
{
1149 struct i915_error_state_file_priv
{
1150 struct drm_device
*dev
;
1151 struct drm_i915_error_state
*error
;
1154 struct i915_gpu_error
{
1155 /* For hangcheck timer */
1156 #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */
1157 #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD)
1158 /* Hang gpu twice in this window and your context gets banned */
1159 #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000)
1161 struct timer_list hangcheck_timer
;
1163 /* For reset and error_state handling. */
1165 /* Protected by the above dev->gpu_error.lock. */
1166 struct drm_i915_error_state
*first_error
;
1167 struct work_struct work
;
1170 unsigned long missed_irq_rings
;
1173 * State variable controlling the reset flow and count
1175 * This is a counter which gets incremented when reset is triggered,
1176 * and again when reset has been handled. So odd values (lowest bit set)
1177 * means that reset is in progress and even values that
1178 * (reset_counter >> 1):th reset was successfully completed.
1180 * If reset is not completed succesfully, the I915_WEDGE bit is
1181 * set meaning that hardware is terminally sour and there is no
1182 * recovery. All waiters on the reset_queue will be woken when
1185 * This counter is used by the wait_seqno code to notice that reset
1186 * event happened and it needs to restart the entire ioctl (since most
1187 * likely the seqno it waited for won't ever signal anytime soon).
1189 * This is important for lock-free wait paths, where no contended lock
1190 * naturally enforces the correct ordering between the bail-out of the
1191 * waiter and the gpu reset work code.
1193 atomic_t reset_counter
;
1195 #define I915_RESET_IN_PROGRESS_FLAG 1
1196 #define I915_WEDGED (1 << 31)
1199 * Waitqueue to signal when the reset has completed. Used by clients
1200 * that wait for dev_priv->mm.wedged to settle.
1202 wait_queue_head_t reset_queue
;
1204 /* Userspace knobs for gpu hang simulation;
1205 * combines both a ring mask, and extra flags
1208 #define I915_STOP_RING_ALLOW_BAN (1 << 31)
1209 #define I915_STOP_RING_ALLOW_WARN (1 << 30)
1211 /* For missed irq/seqno simulation. */
1212 unsigned int test_irq_rings
;
1215 enum modeset_restore
{
1216 MODESET_ON_LID_OPEN
,
1221 struct ddi_vbt_port_info
{
1222 uint8_t hdmi_level_shift
;
1224 uint8_t supports_dvi
:1;
1225 uint8_t supports_hdmi
:1;
1226 uint8_t supports_dp
:1;
1229 enum drrs_support_type
{
1230 DRRS_NOT_SUPPORTED
= 0,
1231 STATIC_DRRS_SUPPORT
= 1,
1232 SEAMLESS_DRRS_SUPPORT
= 2
1235 struct intel_vbt_data
{
1236 struct drm_display_mode
*lfp_lvds_vbt_mode
; /* if any */
1237 struct drm_display_mode
*sdvo_lvds_vbt_mode
; /* if any */
1240 unsigned int int_tv_support
:1;
1241 unsigned int lvds_dither
:1;
1242 unsigned int lvds_vbt
:1;
1243 unsigned int int_crt_support
:1;
1244 unsigned int lvds_use_ssc
:1;
1245 unsigned int display_clock_mode
:1;
1246 unsigned int fdi_rx_polarity_inverted
:1;
1247 unsigned int has_mipi
:1;
1249 unsigned int bios_lvds_val
; /* initial [PCH_]LVDS reg val in VBIOS */
1251 enum drrs_support_type drrs_type
;
1256 int edp_preemphasis
;
1258 bool edp_initialized
;
1261 struct edp_power_seq edp_pps
;
1266 bool active_low_pwm
;
1273 struct mipi_config
*config
;
1274 struct mipi_pps_data
*pps
;
1278 u8
*sequence
[MIPI_SEQ_MAX
];
1284 union child_device_config
*child_dev
;
1286 struct ddi_vbt_port_info ddi_port_info
[I915_MAX_PORTS
];
1289 enum intel_ddb_partitioning
{
1291 INTEL_DDB_PART_5_6
, /* IVB+ */
1294 struct intel_wm_level
{
1302 struct ilk_wm_values
{
1303 uint32_t wm_pipe
[3];
1305 uint32_t wm_lp_spr
[3];
1306 uint32_t wm_linetime
[3];
1308 enum intel_ddb_partitioning partitioning
;
1312 * This struct helps tracking the state needed for runtime PM, which puts the
1313 * device in PCI D3 state. Notice that when this happens, nothing on the
1314 * graphics device works, even register access, so we don't get interrupts nor
1317 * Every piece of our code that needs to actually touch the hardware needs to
1318 * either call intel_runtime_pm_get or call intel_display_power_get with the
1319 * appropriate power domain.
1321 * Our driver uses the autosuspend delay feature, which means we'll only really
1322 * suspend if we stay with zero refcount for a certain amount of time. The
1323 * default value is currently very conservative (see intel_init_runtime_pm), but
1324 * it can be changed with the standard runtime PM files from sysfs.
1326 * The irqs_disabled variable becomes true exactly after we disable the IRQs and
1327 * goes back to false exactly before we reenable the IRQs. We use this variable
1328 * to check if someone is trying to enable/disable IRQs while they're supposed
1329 * to be disabled. This shouldn't happen and we'll print some error messages in
1332 * For more, read the Documentation/power/runtime_pm.txt.
1334 struct i915_runtime_pm
{
1339 enum intel_pipe_crc_source
{
1340 INTEL_PIPE_CRC_SOURCE_NONE
,
1341 INTEL_PIPE_CRC_SOURCE_PLANE1
,
1342 INTEL_PIPE_CRC_SOURCE_PLANE2
,
1343 INTEL_PIPE_CRC_SOURCE_PF
,
1344 INTEL_PIPE_CRC_SOURCE_PIPE
,
1345 /* TV/DP on pre-gen5/vlv can't use the pipe source. */
1346 INTEL_PIPE_CRC_SOURCE_TV
,
1347 INTEL_PIPE_CRC_SOURCE_DP_B
,
1348 INTEL_PIPE_CRC_SOURCE_DP_C
,
1349 INTEL_PIPE_CRC_SOURCE_DP_D
,
1350 INTEL_PIPE_CRC_SOURCE_AUTO
,
1351 INTEL_PIPE_CRC_SOURCE_MAX
,
1354 struct intel_pipe_crc_entry
{
1359 #define INTEL_PIPE_CRC_ENTRIES_NR 128
1360 struct intel_pipe_crc
{
1362 bool opened
; /* exclusive access to the result file */
1363 struct intel_pipe_crc_entry
*entries
;
1364 enum intel_pipe_crc_source source
;
1366 wait_queue_head_t wq
;
1369 struct i915_frontbuffer_tracking
{
1373 * Tracking bits for delayed frontbuffer flushing du to gpu activity or
1380 struct drm_i915_private
{
1381 struct drm_device
*dev
;
1382 struct kmem_cache
*slab
;
1384 const struct intel_device_info info
;
1386 int relative_constants_mode
;
1390 struct intel_uncore uncore
;
1392 struct intel_gmbus gmbus
[GMBUS_NUM_PORTS
];
1395 /** gmbus_mutex protects against concurrent usage of the single hw gmbus
1396 * controller on different i2c buses. */
1397 struct mutex gmbus_mutex
;
1400 * Base address of the gmbus and gpio block.
1402 uint32_t gpio_mmio_base
;
1404 /* MMIO base address for MIPI regs */
1405 uint32_t mipi_mmio_base
;
1407 wait_queue_head_t gmbus_wait_queue
;
1409 struct pci_dev
*bridge_dev
;
1410 struct intel_engine_cs ring
[I915_NUM_RINGS
];
1411 struct drm_i915_gem_object
*semaphore_obj
;
1412 uint32_t last_seqno
, next_seqno
;
1414 drm_dma_handle_t
*status_page_dmah
;
1415 struct resource mch_res
;
1417 /* protects the irq masks */
1418 spinlock_t irq_lock
;
1420 /* protects the mmio flip data */
1421 spinlock_t mmio_flip_lock
;
1423 bool display_irqs_enabled
;
1425 /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */
1426 struct pm_qos_request pm_qos
;
1428 /* DPIO indirect register protection */
1429 struct mutex dpio_lock
;
1431 /** Cached value of IMR to avoid reads in updating the bitfield */
1434 u32 de_irq_mask
[I915_MAX_PIPES
];
1439 u32 pipestat_irq_mask
[I915_MAX_PIPES
];
1441 struct work_struct hotplug_work
;
1442 bool enable_hotplug_processing
;
1444 unsigned long hpd_last_jiffies
;
1449 HPD_MARK_DISABLED
= 2
1451 } hpd_stats
[HPD_NUM_PINS
];
1453 struct timer_list hotplug_reenable_timer
;
1455 struct i915_fbc fbc
;
1456 struct i915_drrs drrs
;
1457 struct intel_opregion opregion
;
1458 struct intel_vbt_data vbt
;
1461 struct intel_overlay
*overlay
;
1463 /* backlight registers and fields in struct intel_panel */
1464 spinlock_t backlight_lock
;
1467 bool no_aux_handshake
;
1469 struct drm_i915_fence_reg fence_regs
[I915_MAX_NUM_FENCES
]; /* assume 965 */
1470 int fence_reg_start
; /* 4 if userland hasn't ioctl'd us yet */
1471 int num_fence_regs
; /* 8 on pre-965, 16 otherwise */
1473 unsigned int fsb_freq
, mem_freq
, is_ddr3
;
1474 unsigned int vlv_cdclk_freq
;
1477 * wq - Driver workqueue for GEM.
1479 * NOTE: Work items scheduled here are not allowed to grab any modeset
1480 * locks, for otherwise the flushing done in the pageflip code will
1481 * result in deadlocks.
1483 struct workqueue_struct
*wq
;
1485 /* Display functions */
1486 struct drm_i915_display_funcs display
;
1488 /* PCH chipset type */
1489 enum intel_pch pch_type
;
1490 unsigned short pch_id
;
1492 unsigned long quirks
;
1494 enum modeset_restore modeset_restore
;
1495 struct mutex modeset_restore_lock
;
1497 struct list_head vm_list
; /* Global list of all address spaces */
1498 struct i915_gtt gtt
; /* VM representing the global address space */
1500 struct i915_gem_mm mm
;
1501 #if defined(CONFIG_MMU_NOTIFIER)
1502 DECLARE_HASHTABLE(mmu_notifiers
, 7);
1505 /* Kernel Modesetting */
1507 struct sdvo_device_mapping sdvo_mappings
[2];
1509 struct drm_crtc
*plane_to_crtc_mapping
[I915_MAX_PIPES
];
1510 struct drm_crtc
*pipe_to_crtc_mapping
[I915_MAX_PIPES
];
1511 wait_queue_head_t pending_flip_queue
;
1513 #ifdef CONFIG_DEBUG_FS
1514 struct intel_pipe_crc pipe_crc
[I915_MAX_PIPES
];
1517 int num_shared_dpll
;
1518 struct intel_shared_dpll shared_dplls
[I915_NUM_PLLS
];
1519 struct intel_ddi_plls ddi_plls
;
1520 int dpio_phy_iosf_port
[I915_NUM_PHYS_VLV
];
1522 /* Reclocking support */
1523 bool render_reclock_avail
;
1524 bool lvds_downclock_avail
;
1525 /* indicates the reduced downclock for LVDS*/
1528 struct i915_frontbuffer_tracking fb_tracking
;
1532 bool mchbar_need_disable
;
1534 struct intel_l3_parity l3_parity
;
1536 /* Cannot be determined by PCIID. You must always read a register. */
1539 /* gen6+ rps state */
1540 struct intel_gen6_power_mgmt rps
;
1542 /* rps wa up ei calculation */
1543 struct intel_rps_ei_calc rps_up_ei
;
1545 /* rps wa down ei calculation */
1546 struct intel_rps_ei_calc rps_down_ei
;
1549 /* ilk-only ips/rps state. Everything in here is protected by the global
1550 * mchdev_lock in intel_pm.c */
1551 struct intel_ilk_power_mgmt ips
;
1553 struct i915_power_domains power_domains
;
1555 struct i915_psr psr
;
1557 struct i915_gpu_error gpu_error
;
1559 struct drm_i915_gem_object
*vlv_pctx
;
1561 #ifdef CONFIG_DRM_I915_FBDEV
1562 /* list of fbdev register on this device */
1563 struct intel_fbdev
*fbdev
;
1567 * The console may be contended at resume, but we don't
1568 * want it to block on it.
1570 struct work_struct console_resume_work
;
1572 struct drm_property
*broadcast_rgb_property
;
1573 struct drm_property
*force_audio_property
;
1575 uint32_t hw_context_size
;
1576 struct list_head context_list
;
1581 struct i915_suspend_saved_registers regfile
;
1582 struct vlv_s0ix_state vlv_s0ix_state
;
1586 * Raw watermark latency values:
1587 * in 0.1us units for WM0,
1588 * in 0.5us units for WM1+.
1591 uint16_t pri_latency
[5];
1593 uint16_t spr_latency
[5];
1595 uint16_t cur_latency
[5];
1597 /* current hardware state */
1598 struct ilk_wm_values hw
;
1601 struct i915_runtime_pm pm
;
1603 struct intel_digital_port
*hpd_irq_port
[I915_MAX_PORTS
];
1604 u32 long_hpd_port_mask
;
1605 u32 short_hpd_port_mask
;
1606 struct work_struct dig_port_work
;
1608 /* Old dri1 support infrastructure, beware the dragons ya fools entering
1610 struct i915_dri1_state dri1
;
1611 /* Old ums support infrastructure, same warning applies. */
1612 struct i915_ums_state ums
;
1615 * NOTE: This is the dri1/ums dungeon, don't add stuff here. Your patch
1616 * will be rejected. Instead look for a better place.
1620 static inline struct drm_i915_private
*to_i915(const struct drm_device
*dev
)
1622 return dev
->dev_private
;
1625 /* Iterate over initialised rings */
1626 #define for_each_ring(ring__, dev_priv__, i__) \
1627 for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \
1628 if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__)))
1630 enum hdmi_force_audio
{
1631 HDMI_AUDIO_OFF_DVI
= -2, /* no aux data for HDMI-DVI converter */
1632 HDMI_AUDIO_OFF
, /* force turn off HDMI audio */
1633 HDMI_AUDIO_AUTO
, /* trust EDID */
1634 HDMI_AUDIO_ON
, /* force turn on HDMI audio */
1637 #define I915_GTT_OFFSET_NONE ((u32)-1)
1639 struct drm_i915_gem_object_ops
{
1640 /* Interface between the GEM object and its backing storage.
1641 * get_pages() is called once prior to the use of the associated set
1642 * of pages before to binding them into the GTT, and put_pages() is
1643 * called after we no longer need them. As we expect there to be
1644 * associated cost with migrating pages between the backing storage
1645 * and making them available for the GPU (e.g. clflush), we may hold
1646 * onto the pages after they are no longer referenced by the GPU
1647 * in case they may be used again shortly (for example migrating the
1648 * pages to a different memory domain within the GTT). put_pages()
1649 * will therefore most likely be called when the object itself is
1650 * being released or under memory pressure (where we attempt to
1651 * reap pages for the shrinker).
1653 int (*get_pages
)(struct drm_i915_gem_object
*);
1654 void (*put_pages
)(struct drm_i915_gem_object
*);
1655 int (*dmabuf_export
)(struct drm_i915_gem_object
*);
1656 void (*release
)(struct drm_i915_gem_object
*);
1660 * Frontbuffer tracking bits. Set in obj->frontbuffer_bits while a gem bo is
1661 * considered to be the frontbuffer for the given plane interface-vise. This
1662 * doesn't mean that the hw necessarily already scans it out, but that any
1663 * rendering (by the cpu or gpu) will land in the frontbuffer eventually.
1665 * We have one bit per pipe and per scanout plane type.
1667 #define INTEL_FRONTBUFFER_BITS_PER_PIPE 4
1668 #define INTEL_FRONTBUFFER_BITS \
1669 (INTEL_FRONTBUFFER_BITS_PER_PIPE * I915_MAX_PIPES)
1670 #define INTEL_FRONTBUFFER_PRIMARY(pipe) \
1671 (1 << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))
1672 #define INTEL_FRONTBUFFER_CURSOR(pipe) \
1673 (1 << (1 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
1674 #define INTEL_FRONTBUFFER_SPRITE(pipe) \
1675 (1 << (2 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
1676 #define INTEL_FRONTBUFFER_OVERLAY(pipe) \
1677 (1 << (3 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
1678 #define INTEL_FRONTBUFFER_ALL_MASK(pipe) \
1679 (0xf << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))
1681 struct drm_i915_gem_object
{
1682 struct drm_gem_object base
;
1684 const struct drm_i915_gem_object_ops
*ops
;
1686 /** List of VMAs backed by this object */
1687 struct list_head vma_list
;
1689 /** Stolen memory for this object, instead of being backed by shmem. */
1690 struct drm_mm_node
*stolen
;
1691 struct list_head global_list
;
1693 struct list_head ring_list
;
1694 /** Used in execbuf to temporarily hold a ref */
1695 struct list_head obj_exec_link
;
1698 * This is set if the object is on the active lists (has pending
1699 * rendering and so a non-zero seqno), and is not set if it i s on
1700 * inactive (ready to be unbound) list.
1702 unsigned int active
:1;
1705 * This is set if the object has been written to since last bound
1708 unsigned int dirty
:1;
1711 * Fence register bits (if any) for this object. Will be set
1712 * as needed when mapped into the GTT.
1713 * Protected by dev->struct_mutex.
1715 signed int fence_reg
:I915_MAX_NUM_FENCE_BITS
;
1718 * Advice: are the backing pages purgeable?
1720 unsigned int madv
:2;
1723 * Current tiling mode for the object.
1725 unsigned int tiling_mode
:2;
1727 * Whether the tiling parameters for the currently associated fence
1728 * register have changed. Note that for the purposes of tracking
1729 * tiling changes we also treat the unfenced register, the register
1730 * slot that the object occupies whilst it executes a fenced
1731 * command (such as BLT on gen2/3), as a "fence".
1733 unsigned int fence_dirty
:1;
1736 * Is the object at the current location in the gtt mappable and
1737 * fenceable? Used to avoid costly recalculations.
1739 unsigned int map_and_fenceable
:1;
1742 * Whether the current gtt mapping needs to be mappable (and isn't just
1743 * mappable by accident). Track pin and fault separate for a more
1744 * accurate mappable working set.
1746 unsigned int fault_mappable
:1;
1747 unsigned int pin_mappable
:1;
1748 unsigned int pin_display
:1;
1751 * Is the object to be mapped as read-only to the GPU
1752 * Only honoured if hardware has relevant pte bit
1754 unsigned long gt_ro
:1;
1757 * Is the GPU currently using a fence to access this buffer,
1759 unsigned int pending_fenced_gpu_access
:1;
1760 unsigned int fenced_gpu_access
:1;
1762 unsigned int cache_level
:3;
1764 unsigned int has_aliasing_ppgtt_mapping
:1;
1765 unsigned int has_global_gtt_mapping
:1;
1766 unsigned int has_dma_mapping
:1;
1768 unsigned int frontbuffer_bits
:INTEL_FRONTBUFFER_BITS
;
1770 struct sg_table
*pages
;
1771 int pages_pin_count
;
1773 /* prime dma-buf support */
1774 void *dma_buf_vmapping
;
1777 struct intel_engine_cs
*ring
;
1779 /** Breadcrumb of last rendering to the buffer. */
1780 uint32_t last_read_seqno
;
1781 uint32_t last_write_seqno
;
1782 /** Breadcrumb of last fenced GPU access to the buffer. */
1783 uint32_t last_fenced_seqno
;
1785 /** Current tiling stride for the object, if it's tiled. */
1788 /** References from framebuffers, locks out tiling changes. */
1789 unsigned long framebuffer_references
;
1791 /** Record of address bit 17 of each page at last unbind. */
1792 unsigned long *bit_17
;
1794 /** User space pin count and filp owning the pin */
1795 unsigned long user_pin_count
;
1796 struct drm_file
*pin_filp
;
1798 /** for phy allocated objects */
1799 drm_dma_handle_t
*phys_handle
;
1802 struct i915_gem_userptr
{
1804 unsigned read_only
:1;
1805 unsigned workers
:4;
1806 #define I915_GEM_USERPTR_MAX_WORKERS 15
1808 struct mm_struct
*mm
;
1809 struct i915_mmu_object
*mn
;
1810 struct work_struct
*work
;
1814 #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base)
1816 void i915_gem_track_fb(struct drm_i915_gem_object
*old
,
1817 struct drm_i915_gem_object
*new,
1818 unsigned frontbuffer_bits
);
1821 * Request queue structure.
1823 * The request queue allows us to note sequence numbers that have been emitted
1824 * and may be associated with active buffers to be retired.
1826 * By keeping this list, we can avoid having to do questionable
1827 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
1828 * an emission time with seqnos for tracking how far ahead of the GPU we are.
1830 struct drm_i915_gem_request
{
1831 /** On Which ring this request was generated */
1832 struct intel_engine_cs
*ring
;
1834 /** GEM sequence number associated with this request. */
1837 /** Position in the ringbuffer of the start of the request */
1840 /** Position in the ringbuffer of the end of the request */
1843 /** Context related to this request */
1844 struct intel_context
*ctx
;
1846 /** Batch buffer related to this request if any */
1847 struct drm_i915_gem_object
*batch_obj
;
1849 /** Time at which this request was emitted, in jiffies. */
1850 unsigned long emitted_jiffies
;
1852 /** global list entry for this request */
1853 struct list_head list
;
1855 struct drm_i915_file_private
*file_priv
;
1856 /** file_priv list entry for this request */
1857 struct list_head client_list
;
1860 struct drm_i915_file_private
{
1861 struct drm_i915_private
*dev_priv
;
1862 struct drm_file
*file
;
1866 struct list_head request_list
;
1867 struct delayed_work idle_work
;
1869 struct idr context_idr
;
1871 atomic_t rps_wait_boost
;
1872 struct intel_engine_cs
*bsd_ring
;
1876 * A command that requires special handling by the command parser.
1878 struct drm_i915_cmd_descriptor
{
1880 * Flags describing how the command parser processes the command.
1882 * CMD_DESC_FIXED: The command has a fixed length if this is set,
1883 * a length mask if not set
1884 * CMD_DESC_SKIP: The command is allowed but does not follow the
1885 * standard length encoding for the opcode range in
1887 * CMD_DESC_REJECT: The command is never allowed
1888 * CMD_DESC_REGISTER: The command should be checked against the
1889 * register whitelist for the appropriate ring
1890 * CMD_DESC_MASTER: The command is allowed if the submitting process
1894 #define CMD_DESC_FIXED (1<<0)
1895 #define CMD_DESC_SKIP (1<<1)
1896 #define CMD_DESC_REJECT (1<<2)
1897 #define CMD_DESC_REGISTER (1<<3)
1898 #define CMD_DESC_BITMASK (1<<4)
1899 #define CMD_DESC_MASTER (1<<5)
1902 * The command's unique identification bits and the bitmask to get them.
1903 * This isn't strictly the opcode field as defined in the spec and may
1904 * also include type, subtype, and/or subop fields.
1912 * The command's length. The command is either fixed length (i.e. does
1913 * not include a length field) or has a length field mask. The flag
1914 * CMD_DESC_FIXED indicates a fixed length. Otherwise, the command has
1915 * a length mask. All command entries in a command table must include
1916 * length information.
1924 * Describes where to find a register address in the command to check
1925 * against the ring's register whitelist. Only valid if flags has the
1926 * CMD_DESC_REGISTER bit set.
1933 #define MAX_CMD_DESC_BITMASKS 3
1935 * Describes command checks where a particular dword is masked and
1936 * compared against an expected value. If the command does not match
1937 * the expected value, the parser rejects it. Only valid if flags has
1938 * the CMD_DESC_BITMASK bit set. Only entries where mask is non-zero
1941 * If the check specifies a non-zero condition_mask then the parser
1942 * only performs the check when the bits specified by condition_mask
1949 u32 condition_offset
;
1951 } bits
[MAX_CMD_DESC_BITMASKS
];
1955 * A table of commands requiring special handling by the command parser.
1957 * Each ring has an array of tables. Each table consists of an array of command
1958 * descriptors, which must be sorted with command opcodes in ascending order.
1960 struct drm_i915_cmd_table
{
1961 const struct drm_i915_cmd_descriptor
*table
;
1965 #define INTEL_INFO(dev) (&to_i915(dev)->info)
1967 #define IS_I830(dev) ((dev)->pdev->device == 0x3577)
1968 #define IS_845G(dev) ((dev)->pdev->device == 0x2562)
1969 #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x)
1970 #define IS_I865G(dev) ((dev)->pdev->device == 0x2572)
1971 #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g)
1972 #define IS_I915GM(dev) ((dev)->pdev->device == 0x2592)
1973 #define IS_I945G(dev) ((dev)->pdev->device == 0x2772)
1974 #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm)
1975 #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater)
1976 #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline)
1977 #define IS_GM45(dev) ((dev)->pdev->device == 0x2A42)
1978 #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x)
1979 #define IS_PINEVIEW_G(dev) ((dev)->pdev->device == 0xa001)
1980 #define IS_PINEVIEW_M(dev) ((dev)->pdev->device == 0xa011)
1981 #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview)
1982 #define IS_G33(dev) (INTEL_INFO(dev)->is_g33)
1983 #define IS_IRONLAKE_M(dev) ((dev)->pdev->device == 0x0046)
1984 #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge)
1985 #define IS_IVB_GT1(dev) ((dev)->pdev->device == 0x0156 || \
1986 (dev)->pdev->device == 0x0152 || \
1987 (dev)->pdev->device == 0x015a)
1988 #define IS_SNB_GT1(dev) ((dev)->pdev->device == 0x0102 || \
1989 (dev)->pdev->device == 0x0106 || \
1990 (dev)->pdev->device == 0x010A)
1991 #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview)
1992 #define IS_CHERRYVIEW(dev) (INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev))
1993 #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell)
1994 #define IS_BROADWELL(dev) (!INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev))
1995 #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile)
1996 #define IS_HSW_EARLY_SDV(dev) (IS_HASWELL(dev) && \
1997 ((dev)->pdev->device & 0xFF00) == 0x0C00)
1998 #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \
1999 (((dev)->pdev->device & 0xf) == 0x2 || \
2000 ((dev)->pdev->device & 0xf) == 0x6 || \
2001 ((dev)->pdev->device & 0xf) == 0xe))
2002 #define IS_HSW_ULT(dev) (IS_HASWELL(dev) && \
2003 ((dev)->pdev->device & 0xFF00) == 0x0A00)
2004 #define IS_ULT(dev) (IS_HSW_ULT(dev) || IS_BDW_ULT(dev))
2005 #define IS_HSW_GT3(dev) (IS_HASWELL(dev) && \
2006 ((dev)->pdev->device & 0x00F0) == 0x0020)
2007 /* ULX machines are also considered ULT. */
2008 #define IS_HSW_ULX(dev) ((dev)->pdev->device == 0x0A0E || \
2009 (dev)->pdev->device == 0x0A1E)
2010 #define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary)
2013 * The genX designation typically refers to the render engine, so render
2014 * capability related checks should use IS_GEN, while display and other checks
2015 * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular
2018 #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2)
2019 #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3)
2020 #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4)
2021 #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5)
2022 #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6)
2023 #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7)
2024 #define IS_GEN8(dev) (INTEL_INFO(dev)->gen == 8)
2026 #define RENDER_RING (1<<RCS)
2027 #define BSD_RING (1<<VCS)
2028 #define BLT_RING (1<<BCS)
2029 #define VEBOX_RING (1<<VECS)
2030 #define BSD2_RING (1<<VCS2)
2031 #define HAS_BSD(dev) (INTEL_INFO(dev)->ring_mask & BSD_RING)
2032 #define HAS_BSD2(dev) (INTEL_INFO(dev)->ring_mask & BSD2_RING)
2033 #define HAS_BLT(dev) (INTEL_INFO(dev)->ring_mask & BLT_RING)
2034 #define HAS_VEBOX(dev) (INTEL_INFO(dev)->ring_mask & VEBOX_RING)
2035 #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc)
2036 #define HAS_WT(dev) ((IS_HASWELL(dev) || IS_BROADWELL(dev)) && \
2037 to_i915(dev)->ellc_size)
2038 #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws)
2040 #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6)
2041 #define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >= 6)
2042 #define HAS_PPGTT(dev) (INTEL_INFO(dev)->gen >= 7 && !IS_GEN8(dev))
2043 #define USES_PPGTT(dev) intel_enable_ppgtt(dev, false)
2044 #define USES_FULL_PPGTT(dev) intel_enable_ppgtt(dev, true)
2046 #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay)
2047 #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical)
2049 /* Early gen2 have a totally busted CS tlb and require pinned batches. */
2050 #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev))
2052 * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts
2053 * even when in MSI mode. This results in spurious interrupt warnings if the
2054 * legacy irq no. is shared with another device. The kernel then disables that
2055 * interrupt source and so prevents the other device from working properly.
2057 #define HAS_AUX_IRQ(dev) (INTEL_INFO(dev)->gen >= 5)
2058 #define HAS_GMBUS_IRQ(dev) (INTEL_INFO(dev)->gen >= 5)
2060 /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
2061 * rows, which changed the alignment requirements and fence programming.
2063 #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \
2065 #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev))
2066 #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev))
2067 #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev))
2068 #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv)
2069 #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug)
2071 #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2)
2072 #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr)
2073 #define HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc)
2075 #define HAS_IPS(dev) (IS_ULT(dev) || IS_BROADWELL(dev))
2077 #define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi)
2078 #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg)
2079 #define HAS_PSR(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev))
2080 #define HAS_RUNTIME_PM(dev) (IS_GEN6(dev) || IS_HASWELL(dev) || \
2081 IS_BROADWELL(dev) || IS_VALLEYVIEW(dev))
2083 #define INTEL_PCH_DEVICE_ID_MASK 0xff00
2084 #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00
2085 #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00
2086 #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00
2087 #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00
2088 #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00
2090 #define INTEL_PCH_TYPE(dev) (to_i915(dev)->pch_type)
2091 #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT)
2092 #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT)
2093 #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX)
2094 #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP)
2095 #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE)
2097 /* DPF == dynamic parity feature */
2098 #define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
2099 #define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev))
2101 #define GT_FREQUENCY_MULTIPLIER 50
2103 #include "i915_trace.h"
2105 extern const struct drm_ioctl_desc i915_ioctls
[];
2106 extern int i915_max_ioctl
;
2108 extern int i915_suspend(struct drm_device
*dev
, pm_message_t state
);
2109 extern int i915_resume(struct drm_device
*dev
);
2110 extern int i915_master_create(struct drm_device
*dev
, struct drm_master
*master
);
2111 extern void i915_master_destroy(struct drm_device
*dev
, struct drm_master
*master
);
2114 struct i915_params
{
2116 int panel_ignore_lid
;
2117 unsigned int powersave
;
2119 unsigned int lvds_downclock
;
2120 int lvds_channel_mode
;
2122 int vbt_sdvo_panel_type
;
2127 unsigned int preliminary_hw_support
;
2128 int disable_power_well
;
2130 int invert_brightness
;
2131 int enable_cmd_parser
;
2132 /* leave bools at the end to not create holes */
2133 bool enable_hangcheck
;
2135 bool prefault_disable
;
2137 bool disable_display
;
2138 bool disable_vtd_wa
;
2141 extern struct i915_params i915 __read_mostly
;
2144 void i915_update_dri1_breadcrumb(struct drm_device
*dev
);
2145 extern void i915_kernel_lost_context(struct drm_device
* dev
);
2146 extern int i915_driver_load(struct drm_device
*, unsigned long flags
);
2147 extern int i915_driver_unload(struct drm_device
*);
2148 extern int i915_driver_open(struct drm_device
*dev
, struct drm_file
*file
);
2149 extern void i915_driver_lastclose(struct drm_device
* dev
);
2150 extern void i915_driver_preclose(struct drm_device
*dev
,
2151 struct drm_file
*file
);
2152 extern void i915_driver_postclose(struct drm_device
*dev
,
2153 struct drm_file
*file
);
2154 extern int i915_driver_device_is_agp(struct drm_device
* dev
);
2155 #ifdef CONFIG_COMPAT
2156 extern long i915_compat_ioctl(struct file
*filp
, unsigned int cmd
,
2159 extern int i915_emit_box(struct drm_device
*dev
,
2160 struct drm_clip_rect
*box
,
2162 extern int intel_gpu_reset(struct drm_device
*dev
);
2163 extern int i915_reset(struct drm_device
*dev
);
2164 extern unsigned long i915_chipset_val(struct drm_i915_private
*dev_priv
);
2165 extern unsigned long i915_mch_val(struct drm_i915_private
*dev_priv
);
2166 extern unsigned long i915_gfx_val(struct drm_i915_private
*dev_priv
);
2167 extern void i915_update_gfx_val(struct drm_i915_private
*dev_priv
);
2168 int vlv_force_gfx_clock(struct drm_i915_private
*dev_priv
, bool on
);
2170 extern void intel_console_resume(struct work_struct
*work
);
2173 void i915_queue_hangcheck(struct drm_device
*dev
);
2175 void i915_handle_error(struct drm_device
*dev
, bool wedged
,
2176 const char *fmt
, ...);
2178 void gen6_set_pm_mask(struct drm_i915_private
*dev_priv
, u32 pm_iir
,
2180 extern void intel_irq_init(struct drm_device
*dev
);
2181 extern void intel_hpd_init(struct drm_device
*dev
);
2183 extern void intel_uncore_sanitize(struct drm_device
*dev
);
2184 extern void intel_uncore_early_sanitize(struct drm_device
*dev
,
2185 bool restore_forcewake
);
2186 extern void intel_uncore_init(struct drm_device
*dev
);
2187 extern void intel_uncore_check_errors(struct drm_device
*dev
);
2188 extern void intel_uncore_fini(struct drm_device
*dev
);
2189 extern void intel_uncore_forcewake_reset(struct drm_device
*dev
, bool restore
);
2192 i915_enable_pipestat(struct drm_i915_private
*dev_priv
, enum pipe pipe
,
2196 i915_disable_pipestat(struct drm_i915_private
*dev_priv
, enum pipe pipe
,
2199 void valleyview_enable_display_irqs(struct drm_i915_private
*dev_priv
);
2200 void valleyview_disable_display_irqs(struct drm_i915_private
*dev_priv
);
2203 int i915_gem_init_ioctl(struct drm_device
*dev
, void *data
,
2204 struct drm_file
*file_priv
);
2205 int i915_gem_create_ioctl(struct drm_device
*dev
, void *data
,
2206 struct drm_file
*file_priv
);
2207 int i915_gem_pread_ioctl(struct drm_device
*dev
, void *data
,
2208 struct drm_file
*file_priv
);
2209 int i915_gem_pwrite_ioctl(struct drm_device
*dev
, void *data
,
2210 struct drm_file
*file_priv
);
2211 int i915_gem_mmap_ioctl(struct drm_device
*dev
, void *data
,
2212 struct drm_file
*file_priv
);
2213 int i915_gem_mmap_gtt_ioctl(struct drm_device
*dev
, void *data
,
2214 struct drm_file
*file_priv
);
2215 int i915_gem_set_domain_ioctl(struct drm_device
*dev
, void *data
,
2216 struct drm_file
*file_priv
);
2217 int i915_gem_sw_finish_ioctl(struct drm_device
*dev
, void *data
,
2218 struct drm_file
*file_priv
);
2219 int i915_gem_execbuffer(struct drm_device
*dev
, void *data
,
2220 struct drm_file
*file_priv
);
2221 int i915_gem_execbuffer2(struct drm_device
*dev
, void *data
,
2222 struct drm_file
*file_priv
);
2223 int i915_gem_pin_ioctl(struct drm_device
*dev
, void *data
,
2224 struct drm_file
*file_priv
);
2225 int i915_gem_unpin_ioctl(struct drm_device
*dev
, void *data
,
2226 struct drm_file
*file_priv
);
2227 int i915_gem_busy_ioctl(struct drm_device
*dev
, void *data
,
2228 struct drm_file
*file_priv
);
2229 int i915_gem_get_caching_ioctl(struct drm_device
*dev
, void *data
,
2230 struct drm_file
*file
);
2231 int i915_gem_set_caching_ioctl(struct drm_device
*dev
, void *data
,
2232 struct drm_file
*file
);
2233 int i915_gem_throttle_ioctl(struct drm_device
*dev
, void *data
,
2234 struct drm_file
*file_priv
);
2235 int i915_gem_madvise_ioctl(struct drm_device
*dev
, void *data
,
2236 struct drm_file
*file_priv
);
2237 int i915_gem_entervt_ioctl(struct drm_device
*dev
, void *data
,
2238 struct drm_file
*file_priv
);
2239 int i915_gem_leavevt_ioctl(struct drm_device
*dev
, void *data
,
2240 struct drm_file
*file_priv
);
2241 int i915_gem_set_tiling(struct drm_device
*dev
, void *data
,
2242 struct drm_file
*file_priv
);
2243 int i915_gem_get_tiling(struct drm_device
*dev
, void *data
,
2244 struct drm_file
*file_priv
);
2245 int i915_gem_init_userptr(struct drm_device
*dev
);
2246 int i915_gem_userptr_ioctl(struct drm_device
*dev
, void *data
,
2247 struct drm_file
*file
);
2248 int i915_gem_get_aperture_ioctl(struct drm_device
*dev
, void *data
,
2249 struct drm_file
*file_priv
);
2250 int i915_gem_wait_ioctl(struct drm_device
*dev
, void *data
,
2251 struct drm_file
*file_priv
);
2252 void i915_gem_load(struct drm_device
*dev
);
2253 void *i915_gem_object_alloc(struct drm_device
*dev
);
2254 void i915_gem_object_free(struct drm_i915_gem_object
*obj
);
2255 void i915_gem_object_init(struct drm_i915_gem_object
*obj
,
2256 const struct drm_i915_gem_object_ops
*ops
);
2257 struct drm_i915_gem_object
*i915_gem_alloc_object(struct drm_device
*dev
,
2259 void i915_init_vm(struct drm_i915_private
*dev_priv
,
2260 struct i915_address_space
*vm
);
2261 void i915_gem_free_object(struct drm_gem_object
*obj
);
2262 void i915_gem_vma_destroy(struct i915_vma
*vma
);
2264 #define PIN_MAPPABLE 0x1
2265 #define PIN_NONBLOCK 0x2
2266 #define PIN_GLOBAL 0x4
2267 #define PIN_OFFSET_BIAS 0x8
2268 #define PIN_OFFSET_MASK (~4095)
2269 int __must_check
i915_gem_object_pin(struct drm_i915_gem_object
*obj
,
2270 struct i915_address_space
*vm
,
2273 int __must_check
i915_vma_unbind(struct i915_vma
*vma
);
2274 int i915_gem_object_put_pages(struct drm_i915_gem_object
*obj
);
2275 void i915_gem_release_all_mmaps(struct drm_i915_private
*dev_priv
);
2276 void i915_gem_release_mmap(struct drm_i915_gem_object
*obj
);
2277 void i915_gem_lastclose(struct drm_device
*dev
);
2279 int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object
*obj
,
2280 int *needs_clflush
);
2282 int __must_check
i915_gem_object_get_pages(struct drm_i915_gem_object
*obj
);
2283 static inline struct page
*i915_gem_object_get_page(struct drm_i915_gem_object
*obj
, int n
)
2285 struct sg_page_iter sg_iter
;
2287 for_each_sg_page(obj
->pages
->sgl
, &sg_iter
, obj
->pages
->nents
, n
)
2288 return sg_page_iter_page(&sg_iter
);
2292 static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object
*obj
)
2294 BUG_ON(obj
->pages
== NULL
);
2295 obj
->pages_pin_count
++;
2297 static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object
*obj
)
2299 BUG_ON(obj
->pages_pin_count
== 0);
2300 obj
->pages_pin_count
--;
2303 int __must_check
i915_mutex_lock_interruptible(struct drm_device
*dev
);
2304 int i915_gem_object_sync(struct drm_i915_gem_object
*obj
,
2305 struct intel_engine_cs
*to
);
2306 void i915_vma_move_to_active(struct i915_vma
*vma
,
2307 struct intel_engine_cs
*ring
);
2308 int i915_gem_dumb_create(struct drm_file
*file_priv
,
2309 struct drm_device
*dev
,
2310 struct drm_mode_create_dumb
*args
);
2311 int i915_gem_mmap_gtt(struct drm_file
*file_priv
, struct drm_device
*dev
,
2312 uint32_t handle
, uint64_t *offset
);
2314 * Returns true if seq1 is later than seq2.
2317 i915_seqno_passed(uint32_t seq1
, uint32_t seq2
)
2319 return (int32_t)(seq1
- seq2
) >= 0;
2322 int __must_check
i915_gem_get_seqno(struct drm_device
*dev
, u32
*seqno
);
2323 int __must_check
i915_gem_set_seqno(struct drm_device
*dev
, u32 seqno
);
2324 int __must_check
i915_gem_object_get_fence(struct drm_i915_gem_object
*obj
);
2325 int __must_check
i915_gem_object_put_fence(struct drm_i915_gem_object
*obj
);
2327 bool i915_gem_object_pin_fence(struct drm_i915_gem_object
*obj
);
2328 void i915_gem_object_unpin_fence(struct drm_i915_gem_object
*obj
);
2330 struct drm_i915_gem_request
*
2331 i915_gem_find_active_request(struct intel_engine_cs
*ring
);
2333 bool i915_gem_retire_requests(struct drm_device
*dev
);
2334 void i915_gem_retire_requests_ring(struct intel_engine_cs
*ring
);
2335 int __must_check
i915_gem_check_wedge(struct i915_gpu_error
*error
,
2336 bool interruptible
);
2337 int __must_check
i915_gem_check_olr(struct intel_engine_cs
*ring
, u32 seqno
);
2339 static inline bool i915_reset_in_progress(struct i915_gpu_error
*error
)
2341 return unlikely(atomic_read(&error
->reset_counter
)
2342 & (I915_RESET_IN_PROGRESS_FLAG
| I915_WEDGED
));
2345 static inline bool i915_terminally_wedged(struct i915_gpu_error
*error
)
2347 return atomic_read(&error
->reset_counter
) & I915_WEDGED
;
2350 static inline u32
i915_reset_count(struct i915_gpu_error
*error
)
2352 return ((atomic_read(&error
->reset_counter
) & ~I915_WEDGED
) + 1) / 2;
2355 static inline bool i915_stop_ring_allow_ban(struct drm_i915_private
*dev_priv
)
2357 return dev_priv
->gpu_error
.stop_rings
== 0 ||
2358 dev_priv
->gpu_error
.stop_rings
& I915_STOP_RING_ALLOW_BAN
;
2361 static inline bool i915_stop_ring_allow_warn(struct drm_i915_private
*dev_priv
)
2363 return dev_priv
->gpu_error
.stop_rings
== 0 ||
2364 dev_priv
->gpu_error
.stop_rings
& I915_STOP_RING_ALLOW_WARN
;
2367 void i915_gem_reset(struct drm_device
*dev
);
2368 bool i915_gem_clflush_object(struct drm_i915_gem_object
*obj
, bool force
);
2369 int __must_check
i915_gem_object_finish_gpu(struct drm_i915_gem_object
*obj
);
2370 int __must_check
i915_gem_init(struct drm_device
*dev
);
2371 int __must_check
i915_gem_init_hw(struct drm_device
*dev
);
2372 int i915_gem_l3_remap(struct intel_engine_cs
*ring
, int slice
);
2373 void i915_gem_init_swizzling(struct drm_device
*dev
);
2374 void i915_gem_cleanup_ringbuffer(struct drm_device
*dev
);
2375 int __must_check
i915_gpu_idle(struct drm_device
*dev
);
2376 int __must_check
i915_gem_suspend(struct drm_device
*dev
);
2377 int __i915_add_request(struct intel_engine_cs
*ring
,
2378 struct drm_file
*file
,
2379 struct drm_i915_gem_object
*batch_obj
,
2381 #define i915_add_request(ring, seqno) \
2382 __i915_add_request(ring, NULL, NULL, seqno)
2383 int __must_check
i915_wait_seqno(struct intel_engine_cs
*ring
,
2385 int i915_gem_fault(struct vm_area_struct
*vma
, struct vm_fault
*vmf
);
2387 i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object
*obj
,
2390 i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object
*obj
, bool write
);
2392 i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object
*obj
,
2394 struct intel_engine_cs
*pipelined
);
2395 void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object
*obj
);
2396 int i915_gem_object_attach_phys(struct drm_i915_gem_object
*obj
,
2398 int i915_gem_open(struct drm_device
*dev
, struct drm_file
*file
);
2399 void i915_gem_release(struct drm_device
*dev
, struct drm_file
*file
);
2402 i915_gem_get_gtt_size(struct drm_device
*dev
, uint32_t size
, int tiling_mode
);
2404 i915_gem_get_gtt_alignment(struct drm_device
*dev
, uint32_t size
,
2405 int tiling_mode
, bool fenced
);
2407 int i915_gem_object_set_cache_level(struct drm_i915_gem_object
*obj
,
2408 enum i915_cache_level cache_level
);
2410 struct drm_gem_object
*i915_gem_prime_import(struct drm_device
*dev
,
2411 struct dma_buf
*dma_buf
);
2413 struct dma_buf
*i915_gem_prime_export(struct drm_device
*dev
,
2414 struct drm_gem_object
*gem_obj
, int flags
);
2416 void i915_gem_restore_fences(struct drm_device
*dev
);
2418 unsigned long i915_gem_obj_offset(struct drm_i915_gem_object
*o
,
2419 struct i915_address_space
*vm
);
2420 bool i915_gem_obj_bound_any(struct drm_i915_gem_object
*o
);
2421 bool i915_gem_obj_bound(struct drm_i915_gem_object
*o
,
2422 struct i915_address_space
*vm
);
2423 unsigned long i915_gem_obj_size(struct drm_i915_gem_object
*o
,
2424 struct i915_address_space
*vm
);
2425 struct i915_vma
*i915_gem_obj_to_vma(struct drm_i915_gem_object
*obj
,
2426 struct i915_address_space
*vm
);
2428 i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object
*obj
,
2429 struct i915_address_space
*vm
);
2431 struct i915_vma
*i915_gem_obj_to_ggtt(struct drm_i915_gem_object
*obj
);
2432 static inline bool i915_gem_obj_is_pinned(struct drm_i915_gem_object
*obj
) {
2433 struct i915_vma
*vma
;
2434 list_for_each_entry(vma
, &obj
->vma_list
, vma_link
)
2435 if (vma
->pin_count
> 0)
2440 /* Some GGTT VM helpers */
2441 #define obj_to_ggtt(obj) \
2442 (&((struct drm_i915_private *)(obj)->base.dev->dev_private)->gtt.base)
2443 static inline bool i915_is_ggtt(struct i915_address_space
*vm
)
2445 struct i915_address_space
*ggtt
=
2446 &((struct drm_i915_private
*)(vm
)->dev
->dev_private
)->gtt
.base
;
2450 static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object
*obj
)
2452 return i915_gem_obj_bound(obj
, obj_to_ggtt(obj
));
2455 static inline unsigned long
2456 i915_gem_obj_ggtt_offset(struct drm_i915_gem_object
*obj
)
2458 return i915_gem_obj_offset(obj
, obj_to_ggtt(obj
));
2461 static inline unsigned long
2462 i915_gem_obj_ggtt_size(struct drm_i915_gem_object
*obj
)
2464 return i915_gem_obj_size(obj
, obj_to_ggtt(obj
));
2467 static inline int __must_check
2468 i915_gem_obj_ggtt_pin(struct drm_i915_gem_object
*obj
,
2472 return i915_gem_object_pin(obj
, obj_to_ggtt(obj
), alignment
, flags
| PIN_GLOBAL
);
2476 i915_gem_object_ggtt_unbind(struct drm_i915_gem_object
*obj
)
2478 return i915_vma_unbind(i915_gem_obj_to_ggtt(obj
));
2481 void i915_gem_object_ggtt_unpin(struct drm_i915_gem_object
*obj
);
2483 /* i915_gem_context.c */
2484 #define ctx_to_ppgtt(ctx) container_of((ctx)->vm, struct i915_hw_ppgtt, base)
2485 int __must_check
i915_gem_context_init(struct drm_device
*dev
);
2486 void i915_gem_context_fini(struct drm_device
*dev
);
2487 void i915_gem_context_reset(struct drm_device
*dev
);
2488 int i915_gem_context_open(struct drm_device
*dev
, struct drm_file
*file
);
2489 int i915_gem_context_enable(struct drm_i915_private
*dev_priv
);
2490 void i915_gem_context_close(struct drm_device
*dev
, struct drm_file
*file
);
2491 int i915_switch_context(struct intel_engine_cs
*ring
,
2492 struct intel_context
*to
);
2493 struct intel_context
*
2494 i915_gem_context_get(struct drm_i915_file_private
*file_priv
, u32 id
);
2495 void i915_gem_context_free(struct kref
*ctx_ref
);
2496 static inline void i915_gem_context_reference(struct intel_context
*ctx
)
2498 kref_get(&ctx
->ref
);
2501 static inline void i915_gem_context_unreference(struct intel_context
*ctx
)
2503 kref_put(&ctx
->ref
, i915_gem_context_free
);
2506 static inline bool i915_gem_context_is_default(const struct intel_context
*c
)
2508 return c
->user_handle
== DEFAULT_CONTEXT_HANDLE
;
2511 int i915_gem_context_create_ioctl(struct drm_device
*dev
, void *data
,
2512 struct drm_file
*file
);
2513 int i915_gem_context_destroy_ioctl(struct drm_device
*dev
, void *data
,
2514 struct drm_file
*file
);
2516 /* i915_gem_render_state.c */
2517 int i915_gem_render_state_init(struct intel_engine_cs
*ring
);
2518 /* i915_gem_evict.c */
2519 int __must_check
i915_gem_evict_something(struct drm_device
*dev
,
2520 struct i915_address_space
*vm
,
2523 unsigned cache_level
,
2524 unsigned long start
,
2527 int i915_gem_evict_vm(struct i915_address_space
*vm
, bool do_idle
);
2528 int i915_gem_evict_everything(struct drm_device
*dev
);
2530 /* belongs in i915_gem_gtt.h */
2531 static inline void i915_gem_chipset_flush(struct drm_device
*dev
)
2533 if (INTEL_INFO(dev
)->gen
< 6)
2534 intel_gtt_chipset_flush();
2537 /* i915_gem_stolen.c */
2538 int i915_gem_init_stolen(struct drm_device
*dev
);
2539 int i915_gem_stolen_setup_compression(struct drm_device
*dev
, int size
, int fb_cpp
);
2540 void i915_gem_stolen_cleanup_compression(struct drm_device
*dev
);
2541 void i915_gem_cleanup_stolen(struct drm_device
*dev
);
2542 struct drm_i915_gem_object
*
2543 i915_gem_object_create_stolen(struct drm_device
*dev
, u32 size
);
2544 struct drm_i915_gem_object
*
2545 i915_gem_object_create_stolen_for_preallocated(struct drm_device
*dev
,
2550 /* i915_gem_tiling.c */
2551 static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object
*obj
)
2553 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
2555 return dev_priv
->mm
.bit_6_swizzle_x
== I915_BIT_6_SWIZZLE_9_10_17
&&
2556 obj
->tiling_mode
!= I915_TILING_NONE
;
2559 void i915_gem_detect_bit_6_swizzle(struct drm_device
*dev
);
2560 void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object
*obj
);
2561 void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object
*obj
);
2563 /* i915_gem_debug.c */
2565 int i915_verify_lists(struct drm_device
*dev
);
2567 #define i915_verify_lists(dev) 0
2570 /* i915_debugfs.c */
2571 int i915_debugfs_init(struct drm_minor
*minor
);
2572 void i915_debugfs_cleanup(struct drm_minor
*minor
);
2573 #ifdef CONFIG_DEBUG_FS
2574 void intel_display_crc_init(struct drm_device
*dev
);
2576 static inline void intel_display_crc_init(struct drm_device
*dev
) {}
2579 /* i915_gpu_error.c */
2581 void i915_error_printf(struct drm_i915_error_state_buf
*e
, const char *f
, ...);
2582 int i915_error_state_to_str(struct drm_i915_error_state_buf
*estr
,
2583 const struct i915_error_state_file_priv
*error
);
2584 int i915_error_state_buf_init(struct drm_i915_error_state_buf
*eb
,
2585 size_t count
, loff_t pos
);
2586 static inline void i915_error_state_buf_release(
2587 struct drm_i915_error_state_buf
*eb
)
2591 void i915_capture_error_state(struct drm_device
*dev
, bool wedge
,
2592 const char *error_msg
);
2593 void i915_error_state_get(struct drm_device
*dev
,
2594 struct i915_error_state_file_priv
*error_priv
);
2595 void i915_error_state_put(struct i915_error_state_file_priv
*error_priv
);
2596 void i915_destroy_error_state(struct drm_device
*dev
);
2598 void i915_get_extra_instdone(struct drm_device
*dev
, uint32_t *instdone
);
2599 const char *i915_cache_level_str(int type
);
2601 /* i915_cmd_parser.c */
2602 int i915_cmd_parser_get_version(void);
2603 int i915_cmd_parser_init_ring(struct intel_engine_cs
*ring
);
2604 void i915_cmd_parser_fini_ring(struct intel_engine_cs
*ring
);
2605 bool i915_needs_cmd_parser(struct intel_engine_cs
*ring
);
2606 int i915_parse_cmds(struct intel_engine_cs
*ring
,
2607 struct drm_i915_gem_object
*batch_obj
,
2608 u32 batch_start_offset
,
2611 /* i915_suspend.c */
2612 extern int i915_save_state(struct drm_device
*dev
);
2613 extern int i915_restore_state(struct drm_device
*dev
);
2616 void i915_save_display_reg(struct drm_device
*dev
);
2617 void i915_restore_display_reg(struct drm_device
*dev
);
2620 void i915_setup_sysfs(struct drm_device
*dev_priv
);
2621 void i915_teardown_sysfs(struct drm_device
*dev_priv
);
2624 extern int intel_setup_gmbus(struct drm_device
*dev
);
2625 extern void intel_teardown_gmbus(struct drm_device
*dev
);
2626 static inline bool intel_gmbus_is_port_valid(unsigned port
)
2628 return (port
>= GMBUS_PORT_SSC
&& port
<= GMBUS_PORT_DPD
);
2631 extern struct i2c_adapter
*intel_gmbus_get_adapter(
2632 struct drm_i915_private
*dev_priv
, unsigned port
);
2633 extern void intel_gmbus_set_speed(struct i2c_adapter
*adapter
, int speed
);
2634 extern void intel_gmbus_force_bit(struct i2c_adapter
*adapter
, bool force_bit
);
2635 static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter
*adapter
)
2637 return container_of(adapter
, struct intel_gmbus
, adapter
)->force_bit
;
2639 extern void intel_i2c_reset(struct drm_device
*dev
);
2641 /* intel_opregion.c */
2642 struct intel_encoder
;
2644 extern int intel_opregion_setup(struct drm_device
*dev
);
2645 extern void intel_opregion_init(struct drm_device
*dev
);
2646 extern void intel_opregion_fini(struct drm_device
*dev
);
2647 extern void intel_opregion_asle_intr(struct drm_device
*dev
);
2648 extern int intel_opregion_notify_encoder(struct intel_encoder
*intel_encoder
,
2650 extern int intel_opregion_notify_adapter(struct drm_device
*dev
,
2653 static inline int intel_opregion_setup(struct drm_device
*dev
) { return 0; }
2654 static inline void intel_opregion_init(struct drm_device
*dev
) { return; }
2655 static inline void intel_opregion_fini(struct drm_device
*dev
) { return; }
2656 static inline void intel_opregion_asle_intr(struct drm_device
*dev
) { return; }
2658 intel_opregion_notify_encoder(struct intel_encoder
*intel_encoder
, bool enable
)
2663 intel_opregion_notify_adapter(struct drm_device
*dev
, pci_power_t state
)
2671 extern void intel_register_dsm_handler(void);
2672 extern void intel_unregister_dsm_handler(void);
2674 static inline void intel_register_dsm_handler(void) { return; }
2675 static inline void intel_unregister_dsm_handler(void) { return; }
2676 #endif /* CONFIG_ACPI */
2679 extern void intel_modeset_init_hw(struct drm_device
*dev
);
2680 extern void intel_modeset_suspend_hw(struct drm_device
*dev
);
2681 extern void intel_modeset_init(struct drm_device
*dev
);
2682 extern void intel_modeset_gem_init(struct drm_device
*dev
);
2683 extern void intel_modeset_cleanup(struct drm_device
*dev
);
2684 extern void intel_connector_unregister(struct intel_connector
*);
2685 extern int intel_modeset_vga_set_state(struct drm_device
*dev
, bool state
);
2686 extern void intel_modeset_setup_hw_state(struct drm_device
*dev
,
2687 bool force_restore
);
2688 extern void i915_redisable_vga(struct drm_device
*dev
);
2689 extern void i915_redisable_vga_power_on(struct drm_device
*dev
);
2690 extern bool intel_fbc_enabled(struct drm_device
*dev
);
2691 extern void intel_disable_fbc(struct drm_device
*dev
);
2692 extern bool ironlake_set_drps(struct drm_device
*dev
, u8 val
);
2693 extern void intel_init_pch_refclk(struct drm_device
*dev
);
2694 extern void gen6_set_rps(struct drm_device
*dev
, u8 val
);
2695 extern void valleyview_set_rps(struct drm_device
*dev
, u8 val
);
2696 extern int valleyview_rps_max_freq(struct drm_i915_private
*dev_priv
);
2697 extern int valleyview_rps_min_freq(struct drm_i915_private
*dev_priv
);
2698 extern void intel_set_memory_cxsr(struct drm_i915_private
*dev_priv
,
2700 extern void intel_detect_pch(struct drm_device
*dev
);
2701 extern int intel_trans_dp_port_sel(struct drm_crtc
*crtc
);
2702 extern int intel_enable_rc6(const struct drm_device
*dev
);
2704 extern bool i915_semaphore_is_enabled(struct drm_device
*dev
);
2705 int i915_reg_read_ioctl(struct drm_device
*dev
, void *data
,
2706 struct drm_file
*file
);
2707 int i915_get_reset_stats_ioctl(struct drm_device
*dev
, void *data
,
2708 struct drm_file
*file
);
2710 void intel_notify_mmio_flip(struct intel_engine_cs
*ring
);
2713 extern struct intel_overlay_error_state
*intel_overlay_capture_error_state(struct drm_device
*dev
);
2714 extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf
*e
,
2715 struct intel_overlay_error_state
*error
);
2717 extern struct intel_display_error_state
*intel_display_capture_error_state(struct drm_device
*dev
);
2718 extern void intel_display_print_error_state(struct drm_i915_error_state_buf
*e
,
2719 struct drm_device
*dev
,
2720 struct intel_display_error_state
*error
);
2722 /* On SNB platform, before reading ring registers forcewake bit
2723 * must be set to prevent GT core from power down and stale values being
2726 void gen6_gt_force_wake_get(struct drm_i915_private
*dev_priv
, int fw_engine
);
2727 void gen6_gt_force_wake_put(struct drm_i915_private
*dev_priv
, int fw_engine
);
2728 void assert_force_wake_inactive(struct drm_i915_private
*dev_priv
);
2730 int sandybridge_pcode_read(struct drm_i915_private
*dev_priv
, u8 mbox
, u32
*val
);
2731 int sandybridge_pcode_write(struct drm_i915_private
*dev_priv
, u8 mbox
, u32 val
);
2733 /* intel_sideband.c */
2734 u32
vlv_punit_read(struct drm_i915_private
*dev_priv
, u8 addr
);
2735 void vlv_punit_write(struct drm_i915_private
*dev_priv
, u8 addr
, u32 val
);
2736 u32
vlv_nc_read(struct drm_i915_private
*dev_priv
, u8 addr
);
2737 u32
vlv_gpio_nc_read(struct drm_i915_private
*dev_priv
, u32 reg
);
2738 void vlv_gpio_nc_write(struct drm_i915_private
*dev_priv
, u32 reg
, u32 val
);
2739 u32
vlv_cck_read(struct drm_i915_private
*dev_priv
, u32 reg
);
2740 void vlv_cck_write(struct drm_i915_private
*dev_priv
, u32 reg
, u32 val
);
2741 u32
vlv_ccu_read(struct drm_i915_private
*dev_priv
, u32 reg
);
2742 void vlv_ccu_write(struct drm_i915_private
*dev_priv
, u32 reg
, u32 val
);
2743 u32
vlv_bunit_read(struct drm_i915_private
*dev_priv
, u32 reg
);
2744 void vlv_bunit_write(struct drm_i915_private
*dev_priv
, u32 reg
, u32 val
);
2745 u32
vlv_gps_core_read(struct drm_i915_private
*dev_priv
, u32 reg
);
2746 void vlv_gps_core_write(struct drm_i915_private
*dev_priv
, u32 reg
, u32 val
);
2747 u32
vlv_dpio_read(struct drm_i915_private
*dev_priv
, enum pipe pipe
, int reg
);
2748 void vlv_dpio_write(struct drm_i915_private
*dev_priv
, enum pipe pipe
, int reg
, u32 val
);
2749 u32
intel_sbi_read(struct drm_i915_private
*dev_priv
, u16 reg
,
2750 enum intel_sbi_destination destination
);
2751 void intel_sbi_write(struct drm_i915_private
*dev_priv
, u16 reg
, u32 value
,
2752 enum intel_sbi_destination destination
);
2753 u32
vlv_flisdsi_read(struct drm_i915_private
*dev_priv
, u32 reg
);
2754 void vlv_flisdsi_write(struct drm_i915_private
*dev_priv
, u32 reg
, u32 val
);
2756 int vlv_gpu_freq(struct drm_i915_private
*dev_priv
, int val
);
2757 int vlv_freq_opcode(struct drm_i915_private
*dev_priv
, int val
);
2759 #define FORCEWAKE_RENDER (1 << 0)
2760 #define FORCEWAKE_MEDIA (1 << 1)
2761 #define FORCEWAKE_ALL (FORCEWAKE_RENDER | FORCEWAKE_MEDIA)
2764 #define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true)
2765 #define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true)
2767 #define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true)
2768 #define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true)
2769 #define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false)
2770 #define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false)
2772 #define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true)
2773 #define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true)
2774 #define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false)
2775 #define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false)
2777 /* Be very careful with read/write 64-bit values. On 32-bit machines, they
2778 * will be implemented using 2 32-bit writes in an arbitrary order with
2779 * an arbitrary delay between them. This can cause the hardware to
2780 * act upon the intermediate value, possibly leading to corruption and
2781 * machine death. You have been warned.
2783 #define I915_WRITE64(reg, val) dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true)
2784 #define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true)
2786 #define I915_READ64_2x32(lower_reg, upper_reg) ({ \
2787 u32 upper = I915_READ(upper_reg); \
2788 u32 lower = I915_READ(lower_reg); \
2789 u32 tmp = I915_READ(upper_reg); \
2790 if (upper != tmp) { \
2792 lower = I915_READ(lower_reg); \
2793 WARN_ON(I915_READ(upper_reg) != upper); \
2795 (u64)upper << 32 | lower; })
2797 #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg)
2798 #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg)
2800 /* "Broadcast RGB" property */
2801 #define INTEL_BROADCAST_RGB_AUTO 0
2802 #define INTEL_BROADCAST_RGB_FULL 1
2803 #define INTEL_BROADCAST_RGB_LIMITED 2
2805 static inline uint32_t i915_vgacntrl_reg(struct drm_device
*dev
)
2807 if (HAS_PCH_SPLIT(dev
))
2808 return CPU_VGACNTRL
;
2809 else if (IS_VALLEYVIEW(dev
))
2810 return VLV_VGACNTRL
;
2815 static inline void __user
*to_user_ptr(u64 address
)
2817 return (void __user
*)(uintptr_t)address
;
2820 static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m
)
2822 unsigned long j
= msecs_to_jiffies(m
);
2824 return min_t(unsigned long, MAX_JIFFY_OFFSET
, j
+ 1);
2827 static inline unsigned long
2828 timespec_to_jiffies_timeout(const struct timespec
*value
)
2830 unsigned long j
= timespec_to_jiffies(value
);
2832 return min_t(unsigned long, MAX_JIFFY_OFFSET
, j
+ 1);
2836 * If you need to wait X milliseconds between events A and B, but event B
2837 * doesn't happen exactly after event A, you record the timestamp (jiffies) of
2838 * when event A happened, then just before event B you call this function and
2839 * pass the timestamp as the first argument, and X as the second argument.
2842 wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies
, int to_wait_ms
)
2844 unsigned long target_jiffies
, tmp_jiffies
, remaining_jiffies
;
2847 * Don't re-read the value of "jiffies" every time since it may change
2848 * behind our back and break the math.
2850 tmp_jiffies
= jiffies
;
2851 target_jiffies
= timestamp_jiffies
+
2852 msecs_to_jiffies_timeout(to_wait_ms
);
2854 if (time_after(target_jiffies
, tmp_jiffies
)) {
2855 remaining_jiffies
= target_jiffies
- tmp_jiffies
;
2856 while (remaining_jiffies
)
2858 schedule_timeout_uninterruptible(remaining_jiffies
);