projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
drm/i915: Add parsing support for new MIPI blocks in VBT
[deliverable/linux.git] / drivers / gpu / drm / i915 / i915_drv.h
1 /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
2 */
3 /*
4 *
5 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * All Rights Reserved.
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the
10 * "Software"), to deal in the Software without restriction, including
11 * without limitation the rights to use, copy, modify, merge, publish,
12 * distribute, sub license, and/or sell copies of the Software, and to
13 * permit persons to whom the Software is furnished to do so, subject to
14 * the following conditions:
15 *
16 * The above copyright notice and this permission notice (including the
17 * next paragraph) shall be included in all copies or substantial portions
18 * of the Software.
19 *
20 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
21 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
23 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
24 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27 *
28 */
29
30 #ifndef _I915_DRV_H_
31 #define _I915_DRV_H_
32
33 #include <uapi/drm/i915_drm.h>
34
35 #include "i915_reg.h"
36 #include "intel_bios.h"
37 #include "intel_ringbuffer.h"
38 #include "i915_gem_gtt.h"
39 #include <linux/io-mapping.h>
40 #include <linux/i2c.h>
41 #include <linux/i2c-algo-bit.h>
42 #include <drm/intel-gtt.h>
43 #include <linux/backlight.h>
44 #include <linux/intel-iommu.h>
45 #include <linux/kref.h>
46 #include <linux/pm_qos.h>
47
48 /* General customization:
49 */
50
51 #define DRIVER_AUTHOR "Tungsten Graphics, Inc."
52
53 #define DRIVER_NAME "i915"
54 #define DRIVER_DESC "Intel Graphics"
55 #define DRIVER_DATE "20080730"
56
57 enum pipe {
58 INVALID_PIPE = -1,
59 PIPE_A = 0,
60 PIPE_B,
61 PIPE_C,
62 _PIPE_EDP,
63 I915_MAX_PIPES = _PIPE_EDP
64 };
65 #define pipe_name(p) ((p) + 'A')
66
67 enum transcoder {
68 TRANSCODER_A = 0,
69 TRANSCODER_B,
70 TRANSCODER_C,
71 TRANSCODER_EDP,
72 I915_MAX_TRANSCODERS
73 };
74 #define transcoder_name(t) ((t) + 'A')
75
76 enum plane {
77 PLANE_A = 0,
78 PLANE_B,
79 PLANE_C,
80 };
81 #define plane_name(p) ((p) + 'A')
82
83 #define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites[(p)] + (s) + 'A')
84
85 enum port {
86 PORT_A = 0,
87 PORT_B,
88 PORT_C,
89 PORT_D,
90 PORT_E,
91 I915_MAX_PORTS
92 };
93 #define port_name(p) ((p) + 'A')
94
95 #define I915_NUM_PHYS_VLV 1
96
97 enum dpio_channel {
98 DPIO_CH0,
99 DPIO_CH1
100 };
101
102 enum dpio_phy {
103 DPIO_PHY0,
104 DPIO_PHY1
105 };
106
107 enum intel_display_power_domain {
108 POWER_DOMAIN_PIPE_A,
109 POWER_DOMAIN_PIPE_B,
110 POWER_DOMAIN_PIPE_C,
111 POWER_DOMAIN_PIPE_A_PANEL_FITTER,
112 POWER_DOMAIN_PIPE_B_PANEL_FITTER,
113 POWER_DOMAIN_PIPE_C_PANEL_FITTER,
114 POWER_DOMAIN_TRANSCODER_A,
115 POWER_DOMAIN_TRANSCODER_B,
116 POWER_DOMAIN_TRANSCODER_C,
117 POWER_DOMAIN_TRANSCODER_EDP,
118 POWER_DOMAIN_PORT_DDI_A_2_LANES,
119 POWER_DOMAIN_PORT_DDI_A_4_LANES,
120 POWER_DOMAIN_PORT_DDI_B_2_LANES,
121 POWER_DOMAIN_PORT_DDI_B_4_LANES,
122 POWER_DOMAIN_PORT_DDI_C_2_LANES,
123 POWER_DOMAIN_PORT_DDI_C_4_LANES,
124 POWER_DOMAIN_PORT_DDI_D_2_LANES,
125 POWER_DOMAIN_PORT_DDI_D_4_LANES,
126 POWER_DOMAIN_PORT_DSI,
127 POWER_DOMAIN_PORT_CRT,
128 POWER_DOMAIN_PORT_OTHER,
129 POWER_DOMAIN_VGA,
130 POWER_DOMAIN_AUDIO,
131 POWER_DOMAIN_INIT,
132
133 POWER_DOMAIN_NUM,
134 };
135
136 #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A)
137 #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \
138 ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER)
139 #define POWER_DOMAIN_TRANSCODER(tran) \
140 ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \
141 (tran) + POWER_DOMAIN_TRANSCODER_A)
142
143 enum hpd_pin {
144 HPD_NONE = 0,
145 HPD_PORT_A = HPD_NONE, /* PORT_A is internal */
146 HPD_TV = HPD_NONE, /* TV is known to be unreliable */
147 HPD_CRT,
148 HPD_SDVO_B,
149 HPD_SDVO_C,
150 HPD_PORT_B,
151 HPD_PORT_C,
152 HPD_PORT_D,
153 HPD_NUM_PINS
154 };
155
156 #define I915_GEM_GPU_DOMAINS \
157 (I915_GEM_DOMAIN_RENDER | \
158 I915_GEM_DOMAIN_SAMPLER | \
159 I915_GEM_DOMAIN_COMMAND | \
160 I915_GEM_DOMAIN_INSTRUCTION | \
161 I915_GEM_DOMAIN_VERTEX)
162
163 #define for_each_pipe(p) for ((p) = 0; (p) < INTEL_INFO(dev)->num_pipes; (p)++)
164 #define for_each_sprite(p, s) for ((s) = 0; (s) < INTEL_INFO(dev)->num_sprites[(p)]; (s)++)
165
166 #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \
167 list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \
168 if ((intel_encoder)->base.crtc == (__crtc))
169
170 #define for_each_connector_on_encoder(dev, __encoder, intel_connector) \
171 list_for_each_entry((intel_connector), &(dev)->mode_config.connector_list, base.head) \
172 if ((intel_connector)->base.encoder == (__encoder))
173
174 struct drm_i915_private;
175
176 enum intel_dpll_id {
177 DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */
178 /* real shared dpll ids must be >= 0 */
179 DPLL_ID_PCH_PLL_A,
180 DPLL_ID_PCH_PLL_B,
181 };
182 #define I915_NUM_PLLS 2
183
184 struct intel_dpll_hw_state {
185 uint32_t dpll;
186 uint32_t dpll_md;
187 uint32_t fp0;
188 uint32_t fp1;
189 };
190
191 struct intel_shared_dpll {
192 int refcount; /* count of number of CRTCs sharing this PLL */
193 int active; /* count of number of active CRTCs (i.e. DPMS on) */
194 bool on; /* is the PLL actually active? Disabled during modeset */
195 const char *name;
196 /* should match the index in the dev_priv->shared_dplls array */
197 enum intel_dpll_id id;
198 struct intel_dpll_hw_state hw_state;
199 void (*mode_set)(struct drm_i915_private *dev_priv,
200 struct intel_shared_dpll *pll);
201 void (*enable)(struct drm_i915_private *dev_priv,
202 struct intel_shared_dpll *pll);
203 void (*disable)(struct drm_i915_private *dev_priv,
204 struct intel_shared_dpll *pll);
205 bool (*get_hw_state)(struct drm_i915_private *dev_priv,
206 struct intel_shared_dpll *pll,
207 struct intel_dpll_hw_state *hw_state);
208 };
209
210 /* Used by dp and fdi links */
211 struct intel_link_m_n {
212 uint32_t tu;
213 uint32_t gmch_m;
214 uint32_t gmch_n;
215 uint32_t link_m;
216 uint32_t link_n;
217 };
218
219 void intel_link_compute_m_n(int bpp, int nlanes,
220 int pixel_clock, int link_clock,
221 struct intel_link_m_n *m_n);
222
223 struct intel_ddi_plls {
224 int spll_refcount;
225 int wrpll1_refcount;
226 int wrpll2_refcount;
227 };
228
229 /* Interface history:
230 *
231 * 1.1: Original.
232 * 1.2: Add Power Management
233 * 1.3: Add vblank support
234 * 1.4: Fix cmdbuffer path, add heap destroy
235 * 1.5: Add vblank pipe configuration
236 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
237 * - Support vertical blank on secondary display pipe
238 */
239 #define DRIVER_MAJOR 1
240 #define DRIVER_MINOR 6
241 #define DRIVER_PATCHLEVEL 0
242
243 #define WATCH_LISTS 0
244 #define WATCH_GTT 0
245
246 #define I915_GEM_PHYS_CURSOR_0 1
247 #define I915_GEM_PHYS_CURSOR_1 2
248 #define I915_GEM_PHYS_OVERLAY_REGS 3
249 #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)
250
251 struct drm_i915_gem_phys_object {
252 int id;
253 struct page **page_list;
254 drm_dma_handle_t *handle;
255 struct drm_i915_gem_object *cur_obj;
256 };
257
258 struct opregion_header;
259 struct opregion_acpi;
260 struct opregion_swsci;
261 struct opregion_asle;
262
263 struct intel_opregion {
264 struct opregion_header __iomem *header;
265 struct opregion_acpi __iomem *acpi;
266 struct opregion_swsci __iomem *swsci;
267 u32 swsci_gbda_sub_functions;
268 u32 swsci_sbcb_sub_functions;
269 struct opregion_asle __iomem *asle;
270 void __iomem *vbt;
271 u32 __iomem *lid_state;
272 struct work_struct asle_work;
273 };
274 #define OPREGION_SIZE (8*1024)
275
276 struct intel_overlay;
277 struct intel_overlay_error_state;
278
279 struct drm_i915_master_private {
280 drm_local_map_t *sarea;
281 struct _drm_i915_sarea *sarea_priv;
282 };
283 #define I915_FENCE_REG_NONE -1
284 #define I915_MAX_NUM_FENCES 32
285 /* 32 fences + sign bit for FENCE_REG_NONE */
286 #define I915_MAX_NUM_FENCE_BITS 6
287
288 struct drm_i915_fence_reg {
289 struct list_head lru_list;
290 struct drm_i915_gem_object *obj;
291 int pin_count;
292 };
293
294 struct sdvo_device_mapping {
295 u8 initialized;
296 u8 dvo_port;
297 u8 slave_addr;
298 u8 dvo_wiring;
299 u8 i2c_pin;
300 u8 ddc_pin;
301 };
302
303 struct intel_display_error_state;
304
305 struct drm_i915_error_state {
306 struct kref ref;
307 struct timeval time;
308
309 char error_msg[128];
310 u32 reset_count;
311 u32 suspend_count;
312
313 /* Generic register state */
314 u32 eir;
315 u32 pgtbl_er;
316 u32 ier;
317 u32 ccid;
318 u32 derrmr;
319 u32 forcewake;
320 u32 error; /* gen6+ */
321 u32 err_int; /* gen7 */
322 u32 done_reg;
323 u32 gac_eco;
324 u32 gam_ecochk;
325 u32 gab_ctl;
326 u32 gfx_mode;
327 u32 extra_instdone[I915_NUM_INSTDONE_REG];
328 u32 pipestat[I915_MAX_PIPES];
329 u64 fence[I915_MAX_NUM_FENCES];
330 struct intel_overlay_error_state *overlay;
331 struct intel_display_error_state *display;
332
333 struct drm_i915_error_ring {
334 bool valid;
335 /* Software tracked state */
336 bool waiting;
337 int hangcheck_score;
338 enum intel_ring_hangcheck_action hangcheck_action;
339 int num_requests;
340
341 /* our own tracking of ring head and tail */
342 u32 cpu_ring_head;
343 u32 cpu_ring_tail;
344
345 u32 semaphore_seqno[I915_NUM_RINGS - 1];
346
347 /* Register state */
348 u32 tail;
349 u32 head;
350 u32 ctl;
351 u32 hws;
352 u32 ipeir;
353 u32 ipehr;
354 u32 instdone;
355 u32 bbstate;
356 u32 instpm;
357 u32 instps;
358 u32 seqno;
359 u64 bbaddr;
360 u64 acthd;
361 u32 fault_reg;
362 u64 faddr;
363 u32 rc_psmi; /* sleep state */
364 u32 semaphore_mboxes[I915_NUM_RINGS - 1];
365
366 struct drm_i915_error_object {
367 int page_count;
368 u32 gtt_offset;
369 u32 *pages[0];
370 } *ringbuffer, *batchbuffer, *wa_batchbuffer, *ctx, *hws_page;
371
372 struct drm_i915_error_request {
373 long jiffies;
374 u32 seqno;
375 u32 tail;
376 } *requests;
377
378 struct {
379 u32 gfx_mode;
380 union {
381 u64 pdp[4];
382 u32 pp_dir_base;
383 };
384 } vm_info;
385
386 pid_t pid;
387 char comm[TASK_COMM_LEN];
388 } ring[I915_NUM_RINGS];
389 struct drm_i915_error_buffer {
390 u32 size;
391 u32 name;
392 u32 rseqno, wseqno;
393 u32 gtt_offset;
394 u32 read_domains;
395 u32 write_domain;
396 s32 fence_reg:I915_MAX_NUM_FENCE_BITS;
397 s32 pinned:2;
398 u32 tiling:2;
399 u32 dirty:1;
400 u32 purgeable:1;
401 s32 ring:4;
402 u32 cache_level:3;
403 } **active_bo, **pinned_bo;
404
405 u32 *active_bo_count, *pinned_bo_count;
406 };
407
408 struct intel_connector;
409 struct intel_crtc_config;
410 struct intel_plane_config;
411 struct intel_crtc;
412 struct intel_limit;
413 struct dpll;
414
415 struct drm_i915_display_funcs {
416 bool (*fbc_enabled)(struct drm_device *dev);
417 void (*enable_fbc)(struct drm_crtc *crtc);
418 void (*disable_fbc)(struct drm_device *dev);
419 int (*get_display_clock_speed)(struct drm_device *dev);
420 int (*get_fifo_size)(struct drm_device *dev, int plane);
421 /**
422 * find_dpll() - Find the best values for the PLL
423 * @limit: limits for the PLL
424 * @crtc: current CRTC
425 * @target: target frequency in kHz
426 * @refclk: reference clock frequency in kHz
427 * @match_clock: if provided, @best_clock P divider must
428 * match the P divider from @match_clock
429 * used for LVDS downclocking
430 * @best_clock: best PLL values found
431 *
432 * Returns true on success, false on failure.
433 */
434 bool (*find_dpll)(const struct intel_limit *limit,
435 struct drm_crtc *crtc,
436 int target, int refclk,
437 struct dpll *match_clock,
438 struct dpll *best_clock);
439 void (*update_wm)(struct drm_crtc *crtc);
440 void (*update_sprite_wm)(struct drm_plane *plane,
441 struct drm_crtc *crtc,
442 uint32_t sprite_width, int pixel_size,
443 bool enable, bool scaled);
444 void (*modeset_global_resources)(struct drm_device *dev);
445 /* Returns the active state of the crtc, and if the crtc is active,
446 * fills out the pipe-config with the hw state. */
447 bool (*get_pipe_config)(struct intel_crtc *,
448 struct intel_crtc_config *);
449 void (*get_plane_config)(struct intel_crtc *,
450 struct intel_plane_config *);
451 int (*crtc_mode_set)(struct drm_crtc *crtc,
452 int x, int y,
453 struct drm_framebuffer *old_fb);
454 void (*crtc_enable)(struct drm_crtc *crtc);
455 void (*crtc_disable)(struct drm_crtc *crtc);
456 void (*off)(struct drm_crtc *crtc);
457 void (*write_eld)(struct drm_connector *connector,
458 struct drm_crtc *crtc,
459 struct drm_display_mode *mode);
460 void (*fdi_link_train)(struct drm_crtc *crtc);
461 void (*init_clock_gating)(struct drm_device *dev);
462 int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc,
463 struct drm_framebuffer *fb,
464 struct drm_i915_gem_object *obj,
465 uint32_t flags);
466 int (*update_primary_plane)(struct drm_crtc *crtc,
467 struct drm_framebuffer *fb,
468 int x, int y);
469 void (*hpd_irq_setup)(struct drm_device *dev);
470 /* clock updates for mode set */
471 /* cursor updates */
472 /* render clock increase/decrease */
473 /* display clock increase/decrease */
474 /* pll clock increase/decrease */
475
476 int (*setup_backlight)(struct intel_connector *connector);
477 uint32_t (*get_backlight)(struct intel_connector *connector);
478 void (*set_backlight)(struct intel_connector *connector,
479 uint32_t level);
480 void (*disable_backlight)(struct intel_connector *connector);
481 void (*enable_backlight)(struct intel_connector *connector);
482 };
483
484 struct intel_uncore_funcs {
485 void (*force_wake_get)(struct drm_i915_private *dev_priv,
486 int fw_engine);
487 void (*force_wake_put)(struct drm_i915_private *dev_priv,
488 int fw_engine);
489
490 uint8_t (*mmio_readb)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
491 uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
492 uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
493 uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
494
495 void (*mmio_writeb)(struct drm_i915_private *dev_priv, off_t offset,
496 uint8_t val, bool trace);
497 void (*mmio_writew)(struct drm_i915_private *dev_priv, off_t offset,
498 uint16_t val, bool trace);
499 void (*mmio_writel)(struct drm_i915_private *dev_priv, off_t offset,
500 uint32_t val, bool trace);
501 void (*mmio_writeq)(struct drm_i915_private *dev_priv, off_t offset,
502 uint64_t val, bool trace);
503 };
504
505 struct intel_uncore {
506 spinlock_t lock; /** lock is also taken in irq contexts. */
507
508 struct intel_uncore_funcs funcs;
509
510 unsigned fifo_count;
511 unsigned forcewake_count;
512
513 unsigned fw_rendercount;
514 unsigned fw_mediacount;
515
516 struct timer_list force_wake_timer;
517 };
518
519 #define DEV_INFO_FOR_EACH_FLAG(func, sep) \
520 func(is_mobile) sep \
521 func(is_i85x) sep \
522 func(is_i915g) sep \
523 func(is_i945gm) sep \
524 func(is_g33) sep \
525 func(need_gfx_hws) sep \
526 func(is_g4x) sep \
527 func(is_pineview) sep \
528 func(is_broadwater) sep \
529 func(is_crestline) sep \
530 func(is_ivybridge) sep \
531 func(is_valleyview) sep \
532 func(is_haswell) sep \
533 func(is_preliminary) sep \
534 func(has_fbc) sep \
535 func(has_pipe_cxsr) sep \
536 func(has_hotplug) sep \
537 func(cursor_needs_physical) sep \
538 func(has_overlay) sep \
539 func(overlay_needs_physical) sep \
540 func(supports_tv) sep \
541 func(has_llc) sep \
542 func(has_ddi) sep \
543 func(has_fpga_dbg)
544
545 #define DEFINE_FLAG(name) u8 name:1
546 #define SEP_SEMICOLON ;
547
548 struct intel_device_info {
549 u32 display_mmio_offset;
550 u8 num_pipes:3;
551 u8 num_sprites[I915_MAX_PIPES];
552 u8 gen;
553 u8 ring_mask; /* Rings supported by the HW */
554 DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON);
555 /* Register offsets for the various display pipes and transcoders */
556 int pipe_offsets[I915_MAX_TRANSCODERS];
557 int trans_offsets[I915_MAX_TRANSCODERS];
558 int dpll_offsets[I915_MAX_PIPES];
559 int dpll_md_offsets[I915_MAX_PIPES];
560 int palette_offsets[I915_MAX_PIPES];
561 };
562
563 #undef DEFINE_FLAG
564 #undef SEP_SEMICOLON
565
566 enum i915_cache_level {
567 I915_CACHE_NONE = 0,
568 I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */
569 I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc
570 caches, eg sampler/render caches, and the
571 large Last-Level-Cache. LLC is coherent with
572 the CPU, but L3 is only visible to the GPU. */
573 I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */
574 };
575
576 struct i915_ctx_hang_stats {
577 /* This context had batch pending when hang was declared */
578 unsigned batch_pending;
579
580 /* This context had batch active when hang was declared */
581 unsigned batch_active;
582
583 /* Time when this context was last blamed for a GPU reset */
584 unsigned long guilty_ts;
585
586 /* This context is banned to submit more work */
587 bool banned;
588 };
589
590 /* This must match up with the value previously used for execbuf2.rsvd1. */
591 #define DEFAULT_CONTEXT_ID 0
592 struct i915_hw_context {
593 struct kref ref;
594 int id;
595 bool is_initialized;
596 uint8_t remap_slice;
597 struct drm_i915_file_private *file_priv;
598 struct intel_ring_buffer *last_ring;
599 struct drm_i915_gem_object *obj;
600 struct i915_ctx_hang_stats hang_stats;
601 struct i915_address_space *vm;
602
603 struct list_head link;
604 };
605
606 struct i915_fbc {
607 unsigned long size;
608 unsigned int fb_id;
609 enum plane plane;
610 int y;
611
612 struct drm_mm_node *compressed_fb;
613 struct drm_mm_node *compressed_llb;
614
615 struct intel_fbc_work {
616 struct delayed_work work;
617 struct drm_crtc *crtc;
618 struct drm_framebuffer *fb;
619 } *fbc_work;
620
621 enum no_fbc_reason {
622 FBC_OK, /* FBC is enabled */
623 FBC_UNSUPPORTED, /* FBC is not supported by this chipset */
624 FBC_NO_OUTPUT, /* no outputs enabled to compress */
625 FBC_STOLEN_TOO_SMALL, /* not enough space for buffers */
626 FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */
627 FBC_MODE_TOO_LARGE, /* mode too large for compression */
628 FBC_BAD_PLANE, /* fbc not supported on plane */
629 FBC_NOT_TILED, /* buffer not tiled */
630 FBC_MULTIPLE_PIPES, /* more than one pipe active */
631 FBC_MODULE_PARAM,
632 FBC_CHIP_DEFAULT, /* disabled by default on this chip */
633 } no_fbc_reason;
634 };
635
636 struct i915_drrs {
637 struct intel_connector *connector;
638 };
639
640 struct i915_psr {
641 bool sink_support;
642 bool source_ok;
643 };
644
645 enum intel_pch {
646 PCH_NONE = 0, /* No PCH present */
647 PCH_IBX, /* Ibexpeak PCH */
648 PCH_CPT, /* Cougarpoint PCH */
649 PCH_LPT, /* Lynxpoint PCH */
650 PCH_NOP,
651 };
652
653 enum intel_sbi_destination {
654 SBI_ICLK,
655 SBI_MPHY,
656 };
657
658 #define QUIRK_PIPEA_FORCE (1<<0)
659 #define QUIRK_LVDS_SSC_DISABLE (1<<1)
660 #define QUIRK_INVERT_BRIGHTNESS (1<<2)
661
662 struct intel_fbdev;
663 struct intel_fbc_work;
664
665 struct intel_gmbus {
666 struct i2c_adapter adapter;
667 u32 force_bit;
668 u32 reg0;
669 u32 gpio_reg;
670 struct i2c_algo_bit_data bit_algo;
671 struct drm_i915_private *dev_priv;
672 };
673
674 struct i915_suspend_saved_registers {
675 u8 saveLBB;
676 u32 saveDSPACNTR;
677 u32 saveDSPBCNTR;
678 u32 saveDSPARB;
679 u32 savePIPEACONF;
680 u32 savePIPEBCONF;
681 u32 savePIPEASRC;
682 u32 savePIPEBSRC;
683 u32 saveFPA0;
684 u32 saveFPA1;
685 u32 saveDPLL_A;
686 u32 saveDPLL_A_MD;
687 u32 saveHTOTAL_A;
688 u32 saveHBLANK_A;
689 u32 saveHSYNC_A;
690 u32 saveVTOTAL_A;
691 u32 saveVBLANK_A;
692 u32 saveVSYNC_A;
693 u32 saveBCLRPAT_A;
694 u32 saveTRANSACONF;
695 u32 saveTRANS_HTOTAL_A;
696 u32 saveTRANS_HBLANK_A;
697 u32 saveTRANS_HSYNC_A;
698 u32 saveTRANS_VTOTAL_A;
699 u32 saveTRANS_VBLANK_A;
700 u32 saveTRANS_VSYNC_A;
701 u32 savePIPEASTAT;
702 u32 saveDSPASTRIDE;
703 u32 saveDSPASIZE;
704 u32 saveDSPAPOS;
705 u32 saveDSPAADDR;
706 u32 saveDSPASURF;
707 u32 saveDSPATILEOFF;
708 u32 savePFIT_PGM_RATIOS;
709 u32 saveBLC_HIST_CTL;
710 u32 saveBLC_PWM_CTL;
711 u32 saveBLC_PWM_CTL2;
712 u32 saveBLC_HIST_CTL_B;
713 u32 saveBLC_CPU_PWM_CTL;
714 u32 saveBLC_CPU_PWM_CTL2;
715 u32 saveFPB0;
716 u32 saveFPB1;
717 u32 saveDPLL_B;
718 u32 saveDPLL_B_MD;
719 u32 saveHTOTAL_B;
720 u32 saveHBLANK_B;
721 u32 saveHSYNC_B;
722 u32 saveVTOTAL_B;
723 u32 saveVBLANK_B;
724 u32 saveVSYNC_B;
725 u32 saveBCLRPAT_B;
726 u32 saveTRANSBCONF;
727 u32 saveTRANS_HTOTAL_B;
728 u32 saveTRANS_HBLANK_B;
729 u32 saveTRANS_HSYNC_B;
730 u32 saveTRANS_VTOTAL_B;
731 u32 saveTRANS_VBLANK_B;
732 u32 saveTRANS_VSYNC_B;
733 u32 savePIPEBSTAT;
734 u32 saveDSPBSTRIDE;
735 u32 saveDSPBSIZE;
736 u32 saveDSPBPOS;
737 u32 saveDSPBADDR;
738 u32 saveDSPBSURF;
739 u32 saveDSPBTILEOFF;
740 u32 saveVGA0;
741 u32 saveVGA1;
742 u32 saveVGA_PD;
743 u32 saveVGACNTRL;
744 u32 saveADPA;
745 u32 saveLVDS;
746 u32 savePP_ON_DELAYS;
747 u32 savePP_OFF_DELAYS;
748 u32 saveDVOA;
749 u32 saveDVOB;
750 u32 saveDVOC;
751 u32 savePP_ON;
752 u32 savePP_OFF;
753 u32 savePP_CONTROL;
754 u32 savePP_DIVISOR;
755 u32 savePFIT_CONTROL;
756 u32 save_palette_a[256];
757 u32 save_palette_b[256];
758 u32 saveFBC_CONTROL;
759 u32 saveIER;
760 u32 saveIIR;
761 u32 saveIMR;
762 u32 saveDEIER;
763 u32 saveDEIMR;
764 u32 saveGTIER;
765 u32 saveGTIMR;
766 u32 saveFDI_RXA_IMR;
767 u32 saveFDI_RXB_IMR;
768 u32 saveCACHE_MODE_0;
769 u32 saveMI_ARB_STATE;
770 u32 saveSWF0[16];
771 u32 saveSWF1[16];
772 u32 saveSWF2[3];
773 u8 saveMSR;
774 u8 saveSR[8];
775 u8 saveGR[25];
776 u8 saveAR_INDEX;
777 u8 saveAR[21];
778 u8 saveDACMASK;
779 u8 saveCR[37];
780 uint64_t saveFENCE[I915_MAX_NUM_FENCES];
781 u32 saveCURACNTR;
782 u32 saveCURAPOS;
783 u32 saveCURABASE;
784 u32 saveCURBCNTR;
785 u32 saveCURBPOS;
786 u32 saveCURBBASE;
787 u32 saveCURSIZE;
788 u32 saveDP_B;
789 u32 saveDP_C;
790 u32 saveDP_D;
791 u32 savePIPEA_GMCH_DATA_M;
792 u32 savePIPEB_GMCH_DATA_M;
793 u32 savePIPEA_GMCH_DATA_N;
794 u32 savePIPEB_GMCH_DATA_N;
795 u32 savePIPEA_DP_LINK_M;
796 u32 savePIPEB_DP_LINK_M;
797 u32 savePIPEA_DP_LINK_N;
798 u32 savePIPEB_DP_LINK_N;
799 u32 saveFDI_RXA_CTL;
800 u32 saveFDI_TXA_CTL;
801 u32 saveFDI_RXB_CTL;
802 u32 saveFDI_TXB_CTL;
803 u32 savePFA_CTL_1;
804 u32 savePFB_CTL_1;
805 u32 savePFA_WIN_SZ;
806 u32 savePFB_WIN_SZ;
807 u32 savePFA_WIN_POS;
808 u32 savePFB_WIN_POS;
809 u32 savePCH_DREF_CONTROL;
810 u32 saveDISP_ARB_CTL;
811 u32 savePIPEA_DATA_M1;
812 u32 savePIPEA_DATA_N1;
813 u32 savePIPEA_LINK_M1;
814 u32 savePIPEA_LINK_N1;
815 u32 savePIPEB_DATA_M1;
816 u32 savePIPEB_DATA_N1;
817 u32 savePIPEB_LINK_M1;
818 u32 savePIPEB_LINK_N1;
819 u32 saveMCHBAR_RENDER_STANDBY;
820 u32 savePCH_PORT_HOTPLUG;
821 };
822
823 struct intel_gen6_power_mgmt {
824 /* work and pm_iir are protected by dev_priv->irq_lock */
825 struct work_struct work;
826 u32 pm_iir;
827
828 /* Frequencies are stored in potentially platform dependent multiples.
829 * In other words, *_freq needs to be multiplied by X to be interesting.
830 * Soft limits are those which are used for the dynamic reclocking done
831 * by the driver (raise frequencies under heavy loads, and lower for
832 * lighter loads). Hard limits are those imposed by the hardware.
833 *
834 * A distinction is made for overclocking, which is never enabled by
835 * default, and is considered to be above the hard limit if it's
836 * possible at all.
837 */
838 u8 cur_freq; /* Current frequency (cached, may not == HW) */
839 u8 min_freq_softlimit; /* Minimum frequency permitted by the driver */
840 u8 max_freq_softlimit; /* Max frequency permitted by the driver */
841 u8 max_freq; /* Maximum frequency, RP0 if not overclocking */
842 u8 min_freq; /* AKA RPn. Minimum frequency */
843 u8 efficient_freq; /* AKA RPe. Pre-determined balanced frequency */
844 u8 rp1_freq; /* "less than" RP0 power/freqency */
845 u8 rp0_freq; /* Non-overclocked max frequency. */
846
847 int last_adj;
848 enum { LOW_POWER, BETWEEN, HIGH_POWER } power;
849
850 bool enabled;
851 struct delayed_work delayed_resume_work;
852
853 /*
854 * Protects RPS/RC6 register access and PCU communication.
855 * Must be taken after struct_mutex if nested.
856 */
857 struct mutex hw_lock;
858 };
859
860 /* defined intel_pm.c */
861 extern spinlock_t mchdev_lock;
862
863 struct intel_ilk_power_mgmt {
864 u8 cur_delay;
865 u8 min_delay;
866 u8 max_delay;
867 u8 fmax;
868 u8 fstart;
869
870 u64 last_count1;
871 unsigned long last_time1;
872 unsigned long chipset_power;
873 u64 last_count2;
874 struct timespec last_time2;
875 unsigned long gfx_power;
876 u8 corr;
877
878 int c_m;
879 int r_t;
880
881 struct drm_i915_gem_object *pwrctx;
882 struct drm_i915_gem_object *renderctx;
883 };
884
885 struct drm_i915_private;
886 struct i915_power_well;
887
888 struct i915_power_well_ops {
889 /*
890 * Synchronize the well's hw state to match the current sw state, for
891 * example enable/disable it based on the current refcount. Called
892 * during driver init and resume time, possibly after first calling
893 * the enable/disable handlers.
894 */
895 void (*sync_hw)(struct drm_i915_private *dev_priv,
896 struct i915_power_well *power_well);
897 /*
898 * Enable the well and resources that depend on it (for example
899 * interrupts located on the well). Called after the 0->1 refcount
900 * transition.
901 */
902 void (*enable)(struct drm_i915_private *dev_priv,
903 struct i915_power_well *power_well);
904 /*
905 * Disable the well and resources that depend on it. Called after
906 * the 1->0 refcount transition.
907 */
908 void (*disable)(struct drm_i915_private *dev_priv,
909 struct i915_power_well *power_well);
910 /* Returns the hw enabled state. */
911 bool (*is_enabled)(struct drm_i915_private *dev_priv,
912 struct i915_power_well *power_well);
913 };
914
915 /* Power well structure for haswell */
916 struct i915_power_well {
917 const char *name;
918 bool always_on;
919 /* power well enable/disable usage count */
920 int count;
921 unsigned long domains;
922 unsigned long data;
923 const struct i915_power_well_ops *ops;
924 };
925
926 struct i915_power_domains {
927 /*
928 * Power wells needed for initialization at driver init and suspend
929 * time are on. They are kept on until after the first modeset.
930 */
931 bool init_power_on;
932 int power_well_count;
933
934 struct mutex lock;
935 int domain_use_count[POWER_DOMAIN_NUM];
936 struct i915_power_well *power_wells;
937 };
938
939 struct i915_dri1_state {
940 unsigned allow_batchbuffer : 1;
941 u32 __iomem *gfx_hws_cpu_addr;
942
943 unsigned int cpp;
944 int back_offset;
945 int front_offset;
946 int current_page;
947 int page_flipping;
948
949 uint32_t counter;
950 };
951
952 struct i915_ums_state {
953 /**
954 * Flag if the X Server, and thus DRM, is not currently in
955 * control of the device.
956 *
957 * This is set between LeaveVT and EnterVT. It needs to be
958 * replaced with a semaphore. It also needs to be
959 * transitioned away from for kernel modesetting.
960 */
961 int mm_suspended;
962 };
963
964 #define MAX_L3_SLICES 2
965 struct intel_l3_parity {
966 u32 *remap_info[MAX_L3_SLICES];
967 struct work_struct error_work;
968 int which_slice;
969 };
970
971 struct i915_gem_mm {
972 /** Memory allocator for GTT stolen memory */
973 struct drm_mm stolen;
974 /** List of all objects in gtt_space. Used to restore gtt
975 * mappings on resume */
976 struct list_head bound_list;
977 /**
978 * List of objects which are not bound to the GTT (thus
979 * are idle and not used by the GPU) but still have
980 * (presumably uncached) pages still attached.
981 */
982 struct list_head unbound_list;
983
984 /** Usable portion of the GTT for GEM */
985 unsigned long stolen_base; /* limited to low memory (32-bit) */
986
987 /** PPGTT used for aliasing the PPGTT with the GTT */
988 struct i915_hw_ppgtt *aliasing_ppgtt;
989
990 struct shrinker inactive_shrinker;
991 bool shrinker_no_lock_stealing;
992
993 /** LRU list of objects with fence regs on them. */
994 struct list_head fence_list;
995
996 /**
997 * We leave the user IRQ off as much as possible,
998 * but this means that requests will finish and never
999 * be retired once the system goes idle. Set a timer to
1000 * fire periodically while the ring is running. When it
1001 * fires, go retire requests.
1002 */
1003 struct delayed_work retire_work;
1004
1005 /**
1006 * When we detect an idle GPU, we want to turn on
1007 * powersaving features. So once we see that there
1008 * are no more requests outstanding and no more
1009 * arrive within a small period of time, we fire
1010 * off the idle_work.
1011 */
1012 struct delayed_work idle_work;
1013
1014 /**
1015 * Are we in a non-interruptible section of code like
1016 * modesetting?
1017 */
1018 bool interruptible;
1019
1020 /**
1021 * Is the GPU currently considered idle, or busy executing userspace
1022 * requests? Whilst idle, we attempt to power down the hardware and
1023 * display clocks. In order to reduce the effect on performance, there
1024 * is a slight delay before we do so.
1025 */
1026 bool busy;
1027
1028 /** Bit 6 swizzling required for X tiling */
1029 uint32_t bit_6_swizzle_x;
1030 /** Bit 6 swizzling required for Y tiling */
1031 uint32_t bit_6_swizzle_y;
1032
1033 /* storage for physical objects */
1034 struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
1035
1036 /* accounting, useful for userland debugging */
1037 spinlock_t object_stat_lock;
1038 size_t object_memory;
1039 u32 object_count;
1040 };
1041
1042 struct drm_i915_error_state_buf {
1043 unsigned bytes;
1044 unsigned size;
1045 int err;
1046 u8 *buf;
1047 loff_t start;
1048 loff_t pos;
1049 };
1050
1051 struct i915_error_state_file_priv {
1052 struct drm_device *dev;
1053 struct drm_i915_error_state *error;
1054 };
1055
1056 struct i915_gpu_error {
1057 /* For hangcheck timer */
1058 #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */
1059 #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD)
1060 /* Hang gpu twice in this window and your context gets banned */
1061 #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000)
1062
1063 struct timer_list hangcheck_timer;
1064
1065 /* For reset and error_state handling. */
1066 spinlock_t lock;
1067 /* Protected by the above dev->gpu_error.lock. */
1068 struct drm_i915_error_state *first_error;
1069 struct work_struct work;
1070
1071
1072 unsigned long missed_irq_rings;
1073
1074 /**
1075 * State variable controlling the reset flow and count
1076 *
1077 * This is a counter which gets incremented when reset is triggered,
1078 * and again when reset has been handled. So odd values (lowest bit set)
1079 * means that reset is in progress and even values that
1080 * (reset_counter >> 1):th reset was successfully completed.
1081 *
1082 * If reset is not completed succesfully, the I915_WEDGE bit is
1083 * set meaning that hardware is terminally sour and there is no
1084 * recovery. All waiters on the reset_queue will be woken when
1085 * that happens.
1086 *
1087 * This counter is used by the wait_seqno code to notice that reset
1088 * event happened and it needs to restart the entire ioctl (since most
1089 * likely the seqno it waited for won't ever signal anytime soon).
1090 *
1091 * This is important for lock-free wait paths, where no contended lock
1092 * naturally enforces the correct ordering between the bail-out of the
1093 * waiter and the gpu reset work code.
1094 */
1095 atomic_t reset_counter;
1096
1097 #define I915_RESET_IN_PROGRESS_FLAG 1
1098 #define I915_WEDGED (1 << 31)
1099
1100 /**
1101 * Waitqueue to signal when the reset has completed. Used by clients
1102 * that wait for dev_priv->mm.wedged to settle.
1103 */
1104 wait_queue_head_t reset_queue;
1105
1106 /* Userspace knobs for gpu hang simulation;
1107 * combines both a ring mask, and extra flags
1108 */
1109 u32 stop_rings;
1110 #define I915_STOP_RING_ALLOW_BAN (1 << 31)
1111 #define I915_STOP_RING_ALLOW_WARN (1 << 30)
1112
1113 /* For missed irq/seqno simulation. */
1114 unsigned int test_irq_rings;
1115 };
1116
1117 enum modeset_restore {
1118 MODESET_ON_LID_OPEN,
1119 MODESET_DONE,
1120 MODESET_SUSPENDED,
1121 };
1122
1123 struct ddi_vbt_port_info {
1124 uint8_t hdmi_level_shift;
1125
1126 uint8_t supports_dvi:1;
1127 uint8_t supports_hdmi:1;
1128 uint8_t supports_dp:1;
1129 };
1130
1131 enum drrs_support_type {
1132 DRRS_NOT_SUPPORTED = 0,
1133 STATIC_DRRS_SUPPORT = 1,
1134 SEAMLESS_DRRS_SUPPORT = 2
1135 };
1136
1137 struct intel_vbt_data {
1138 struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
1139 struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
1140
1141 /* Feature bits */
1142 unsigned int int_tv_support:1;
1143 unsigned int lvds_dither:1;
1144 unsigned int lvds_vbt:1;
1145 unsigned int int_crt_support:1;
1146 unsigned int lvds_use_ssc:1;
1147 unsigned int display_clock_mode:1;
1148 unsigned int fdi_rx_polarity_inverted:1;
1149 int lvds_ssc_freq;
1150 unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */
1151
1152 enum drrs_support_type drrs_type;
1153
1154 /* eDP */
1155 int edp_rate;
1156 int edp_lanes;
1157 int edp_preemphasis;
1158 int edp_vswing;
1159 bool edp_initialized;
1160 bool edp_support;
1161 int edp_bpp;
1162 struct edp_power_seq edp_pps;
1163
1164 struct {
1165 u16 pwm_freq_hz;
1166 bool active_low_pwm;
1167 } backlight;
1168
1169 /* MIPI DSI */
1170 struct {
1171 u16 panel_id;
1172 struct mipi_config *config;
1173 struct mipi_pps_data *pps;
1174 u8 seq_version;
1175 u32 size;
1176 u8 *data;
1177 u8 *sequence[MIPI_SEQ_MAX];
1178 } dsi;
1179
1180 int crt_ddc_pin;
1181
1182 int child_dev_num;
1183 union child_device_config *child_dev;
1184
1185 struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS];
1186 };
1187
1188 enum intel_ddb_partitioning {
1189 INTEL_DDB_PART_1_2,
1190 INTEL_DDB_PART_5_6, /* IVB+ */
1191 };
1192
1193 struct intel_wm_level {
1194 bool enable;
1195 uint32_t pri_val;
1196 uint32_t spr_val;
1197 uint32_t cur_val;
1198 uint32_t fbc_val;
1199 };
1200
1201 struct ilk_wm_values {
1202 uint32_t wm_pipe[3];
1203 uint32_t wm_lp[3];
1204 uint32_t wm_lp_spr[3];
1205 uint32_t wm_linetime[3];
1206 bool enable_fbc_wm;
1207 enum intel_ddb_partitioning partitioning;
1208 };
1209
1210 /*
1211 * This struct helps tracking the state needed for runtime PM, which puts the
1212 * device in PCI D3 state. Notice that when this happens, nothing on the
1213 * graphics device works, even register access, so we don't get interrupts nor
1214 * anything else.
1215 *
1216 * Every piece of our code that needs to actually touch the hardware needs to
1217 * either call intel_runtime_pm_get or call intel_display_power_get with the
1218 * appropriate power domain.
1219 *
1220 * Our driver uses the autosuspend delay feature, which means we'll only really
1221 * suspend if we stay with zero refcount for a certain amount of time. The
1222 * default value is currently very conservative (see intel_init_runtime_pm), but
1223 * it can be changed with the standard runtime PM files from sysfs.
1224 *
1225 * The irqs_disabled variable becomes true exactly after we disable the IRQs and
1226 * goes back to false exactly before we reenable the IRQs. We use this variable
1227 * to check if someone is trying to enable/disable IRQs while they're supposed
1228 * to be disabled. This shouldn't happen and we'll print some error messages in
1229 * case it happens.
1230 *
1231 * For more, read the Documentation/power/runtime_pm.txt.
1232 */
1233 struct i915_runtime_pm {
1234 bool suspended;
1235 bool irqs_disabled;
1236 };
1237
1238 enum intel_pipe_crc_source {
1239 INTEL_PIPE_CRC_SOURCE_NONE,
1240 INTEL_PIPE_CRC_SOURCE_PLANE1,
1241 INTEL_PIPE_CRC_SOURCE_PLANE2,
1242 INTEL_PIPE_CRC_SOURCE_PF,
1243 INTEL_PIPE_CRC_SOURCE_PIPE,
1244 /* TV/DP on pre-gen5/vlv can't use the pipe source. */
1245 INTEL_PIPE_CRC_SOURCE_TV,
1246 INTEL_PIPE_CRC_SOURCE_DP_B,
1247 INTEL_PIPE_CRC_SOURCE_DP_C,
1248 INTEL_PIPE_CRC_SOURCE_DP_D,
1249 INTEL_PIPE_CRC_SOURCE_AUTO,
1250 INTEL_PIPE_CRC_SOURCE_MAX,
1251 };
1252
1253 struct intel_pipe_crc_entry {
1254 uint32_t frame;
1255 uint32_t crc[5];
1256 };
1257
1258 #define INTEL_PIPE_CRC_ENTRIES_NR 128
1259 struct intel_pipe_crc {
1260 spinlock_t lock;
1261 bool opened; /* exclusive access to the result file */
1262 struct intel_pipe_crc_entry *entries;
1263 enum intel_pipe_crc_source source;
1264 int head, tail;
1265 wait_queue_head_t wq;
1266 };
1267
1268 struct drm_i915_private {
1269 struct drm_device *dev;
1270 struct kmem_cache *slab;
1271
1272 const struct intel_device_info info;
1273
1274 int relative_constants_mode;
1275
1276 void __iomem *regs;
1277
1278 struct intel_uncore uncore;
1279
1280 struct intel_gmbus gmbus[GMBUS_NUM_PORTS];
1281
1282
1283 /** gmbus_mutex protects against concurrent usage of the single hw gmbus
1284 * controller on different i2c buses. */
1285 struct mutex gmbus_mutex;
1286
1287 /**
1288 * Base address of the gmbus and gpio block.
1289 */
1290 uint32_t gpio_mmio_base;
1291
1292 wait_queue_head_t gmbus_wait_queue;
1293
1294 struct pci_dev *bridge_dev;
1295 struct intel_ring_buffer ring[I915_NUM_RINGS];
1296 uint32_t last_seqno, next_seqno;
1297
1298 drm_dma_handle_t *status_page_dmah;
1299 struct resource mch_res;
1300
1301 /* protects the irq masks */
1302 spinlock_t irq_lock;
1303
1304 bool display_irqs_enabled;
1305
1306 /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */
1307 struct pm_qos_request pm_qos;
1308
1309 /* DPIO indirect register protection */
1310 struct mutex dpio_lock;
1311
1312 /** Cached value of IMR to avoid reads in updating the bitfield */
1313 union {
1314 u32 irq_mask;
1315 u32 de_irq_mask[I915_MAX_PIPES];
1316 };
1317 u32 gt_irq_mask;
1318 u32 pm_irq_mask;
1319 u32 pm_rps_events;
1320 u32 pipestat_irq_mask[I915_MAX_PIPES];
1321
1322 struct work_struct hotplug_work;
1323 bool enable_hotplug_processing;
1324 struct {
1325 unsigned long hpd_last_jiffies;
1326 int hpd_cnt;
1327 enum {
1328 HPD_ENABLED = 0,
1329 HPD_DISABLED = 1,
1330 HPD_MARK_DISABLED = 2
1331 } hpd_mark;
1332 } hpd_stats[HPD_NUM_PINS];
1333 u32 hpd_event_bits;
1334 struct timer_list hotplug_reenable_timer;
1335
1336 struct i915_fbc fbc;
1337 struct i915_drrs drrs;
1338 struct intel_opregion opregion;
1339 struct intel_vbt_data vbt;
1340
1341 /* overlay */
1342 struct intel_overlay *overlay;
1343
1344 /* backlight registers and fields in struct intel_panel */
1345 spinlock_t backlight_lock;
1346
1347 /* LVDS info */
1348 bool no_aux_handshake;
1349
1350 struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */
1351 int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
1352 int num_fence_regs; /* 8 on pre-965, 16 otherwise */
1353
1354 unsigned int fsb_freq, mem_freq, is_ddr3;
1355 unsigned int vlv_cdclk_freq;
1356
1357 /**
1358 * wq - Driver workqueue for GEM.
1359 *
1360 * NOTE: Work items scheduled here are not allowed to grab any modeset
1361 * locks, for otherwise the flushing done in the pageflip code will
1362 * result in deadlocks.
1363 */
1364 struct workqueue_struct *wq;
1365
1366 /* Display functions */
1367 struct drm_i915_display_funcs display;
1368
1369 /* PCH chipset type */
1370 enum intel_pch pch_type;
1371 unsigned short pch_id;
1372
1373 unsigned long quirks;
1374
1375 enum modeset_restore modeset_restore;
1376 struct mutex modeset_restore_lock;
1377
1378 struct list_head vm_list; /* Global list of all address spaces */
1379 struct i915_gtt gtt; /* VM representing the global address space */
1380
1381 struct i915_gem_mm mm;
1382
1383 /* Kernel Modesetting */
1384
1385 struct sdvo_device_mapping sdvo_mappings[2];
1386
1387 struct drm_crtc *plane_to_crtc_mapping[I915_MAX_PIPES];
1388 struct drm_crtc *pipe_to_crtc_mapping[I915_MAX_PIPES];
1389 wait_queue_head_t pending_flip_queue;
1390
1391 #ifdef CONFIG_DEBUG_FS
1392 struct intel_pipe_crc pipe_crc[I915_MAX_PIPES];
1393 #endif
1394
1395 int num_shared_dpll;
1396 struct intel_shared_dpll shared_dplls[I915_NUM_PLLS];
1397 struct intel_ddi_plls ddi_plls;
1398 int dpio_phy_iosf_port[I915_NUM_PHYS_VLV];
1399
1400 /* Reclocking support */
1401 bool render_reclock_avail;
1402 bool lvds_downclock_avail;
1403 /* indicates the reduced downclock for LVDS*/
1404 int lvds_downclock;
1405 u16 orig_clock;
1406
1407 bool mchbar_need_disable;
1408
1409 struct intel_l3_parity l3_parity;
1410
1411 /* Cannot be determined by PCIID. You must always read a register. */
1412 size_t ellc_size;
1413
1414 /* gen6+ rps state */
1415 struct intel_gen6_power_mgmt rps;
1416
1417 /* ilk-only ips/rps state. Everything in here is protected by the global
1418 * mchdev_lock in intel_pm.c */
1419 struct intel_ilk_power_mgmt ips;
1420
1421 struct i915_power_domains power_domains;
1422
1423 struct i915_psr psr;
1424
1425 struct i915_gpu_error gpu_error;
1426
1427 struct drm_i915_gem_object *vlv_pctx;
1428
1429 #ifdef CONFIG_DRM_I915_FBDEV
1430 /* list of fbdev register on this device */
1431 struct intel_fbdev *fbdev;
1432 #endif
1433
1434 /*
1435 * The console may be contended at resume, but we don't
1436 * want it to block on it.
1437 */
1438 struct work_struct console_resume_work;
1439
1440 struct drm_property *broadcast_rgb_property;
1441 struct drm_property *force_audio_property;
1442
1443 uint32_t hw_context_size;
1444 struct list_head context_list;
1445
1446 u32 fdi_rx_config;
1447
1448 u32 suspend_count;
1449 struct i915_suspend_saved_registers regfile;
1450
1451 struct {
1452 /*
1453 * Raw watermark latency values:
1454 * in 0.1us units for WM0,
1455 * in 0.5us units for WM1+.
1456 */
1457 /* primary */
1458 uint16_t pri_latency[5];
1459 /* sprite */
1460 uint16_t spr_latency[5];
1461 /* cursor */
1462 uint16_t cur_latency[5];
1463
1464 /* current hardware state */
1465 struct ilk_wm_values hw;
1466 } wm;
1467
1468 struct i915_runtime_pm pm;
1469
1470 /* Old dri1 support infrastructure, beware the dragons ya fools entering
1471 * here! */
1472 struct i915_dri1_state dri1;
1473 /* Old ums support infrastructure, same warning applies. */
1474 struct i915_ums_state ums;
1475 };
1476
1477 static inline struct drm_i915_private *to_i915(const struct drm_device *dev)
1478 {
1479 return dev->dev_private;
1480 }
1481
1482 /* Iterate over initialised rings */
1483 #define for_each_ring(ring__, dev_priv__, i__) \
1484 for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \
1485 if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__)))
1486
1487 enum hdmi_force_audio {
1488 HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */
1489 HDMI_AUDIO_OFF, /* force turn off HDMI audio */
1490 HDMI_AUDIO_AUTO, /* trust EDID */
1491 HDMI_AUDIO_ON, /* force turn on HDMI audio */
1492 };
1493
1494 #define I915_GTT_OFFSET_NONE ((u32)-1)
1495
1496 struct drm_i915_gem_object_ops {
1497 /* Interface between the GEM object and its backing storage.
1498 * get_pages() is called once prior to the use of the associated set
1499 * of pages before to binding them into the GTT, and put_pages() is
1500 * called after we no longer need them. As we expect there to be
1501 * associated cost with migrating pages between the backing storage
1502 * and making them available for the GPU (e.g. clflush), we may hold
1503 * onto the pages after they are no longer referenced by the GPU
1504 * in case they may be used again shortly (for example migrating the
1505 * pages to a different memory domain within the GTT). put_pages()
1506 * will therefore most likely be called when the object itself is
1507 * being released or under memory pressure (where we attempt to
1508 * reap pages for the shrinker).
1509 */
1510 int (*get_pages)(struct drm_i915_gem_object *);
1511 void (*put_pages)(struct drm_i915_gem_object *);
1512 };
1513
1514 struct drm_i915_gem_object {
1515 struct drm_gem_object base;
1516
1517 const struct drm_i915_gem_object_ops *ops;
1518
1519 /** List of VMAs backed by this object */
1520 struct list_head vma_list;
1521
1522 /** Stolen memory for this object, instead of being backed by shmem. */
1523 struct drm_mm_node *stolen;
1524 struct list_head global_list;
1525
1526 struct list_head ring_list;
1527 /** Used in execbuf to temporarily hold a ref */
1528 struct list_head obj_exec_link;
1529
1530 /**
1531 * This is set if the object is on the active lists (has pending
1532 * rendering and so a non-zero seqno), and is not set if it i s on
1533 * inactive (ready to be unbound) list.
1534 */
1535 unsigned int active:1;
1536
1537 /**
1538 * This is set if the object has been written to since last bound
1539 * to the GTT
1540 */
1541 unsigned int dirty:1;
1542
1543 /**
1544 * Fence register bits (if any) for this object. Will be set
1545 * as needed when mapped into the GTT.
1546 * Protected by dev->struct_mutex.
1547 */
1548 signed int fence_reg:I915_MAX_NUM_FENCE_BITS;
1549
1550 /**
1551 * Advice: are the backing pages purgeable?
1552 */
1553 unsigned int madv:2;
1554
1555 /**
1556 * Current tiling mode for the object.
1557 */
1558 unsigned int tiling_mode:2;
1559 /**
1560 * Whether the tiling parameters for the currently associated fence
1561 * register have changed. Note that for the purposes of tracking
1562 * tiling changes we also treat the unfenced register, the register
1563 * slot that the object occupies whilst it executes a fenced
1564 * command (such as BLT on gen2/3), as a "fence".
1565 */
1566 unsigned int fence_dirty:1;
1567
1568 /**
1569 * Is the object at the current location in the gtt mappable and
1570 * fenceable? Used to avoid costly recalculations.
1571 */
1572 unsigned int map_and_fenceable:1;
1573
1574 /**
1575 * Whether the current gtt mapping needs to be mappable (and isn't just
1576 * mappable by accident). Track pin and fault separate for a more
1577 * accurate mappable working set.
1578 */
1579 unsigned int fault_mappable:1;
1580 unsigned int pin_mappable:1;
1581 unsigned int pin_display:1;
1582
1583 /*
1584 * Is the GPU currently using a fence to access this buffer,
1585 */
1586 unsigned int pending_fenced_gpu_access:1;
1587 unsigned int fenced_gpu_access:1;
1588
1589 unsigned int cache_level:3;
1590
1591 unsigned int has_aliasing_ppgtt_mapping:1;
1592 unsigned int has_global_gtt_mapping:1;
1593 unsigned int has_dma_mapping:1;
1594
1595 struct sg_table *pages;
1596 int pages_pin_count;
1597
1598 /* prime dma-buf support */
1599 void *dma_buf_vmapping;
1600 int vmapping_count;
1601
1602 struct intel_ring_buffer *ring;
1603
1604 /** Breadcrumb of last rendering to the buffer. */
1605 uint32_t last_read_seqno;
1606 uint32_t last_write_seqno;
1607 /** Breadcrumb of last fenced GPU access to the buffer. */
1608 uint32_t last_fenced_seqno;
1609
1610 /** Current tiling stride for the object, if it's tiled. */
1611 uint32_t stride;
1612
1613 /** References from framebuffers, locks out tiling changes. */
1614 unsigned long framebuffer_references;
1615
1616 /** Record of address bit 17 of each page at last unbind. */
1617 unsigned long *bit_17;
1618
1619 /** User space pin count and filp owning the pin */
1620 unsigned long user_pin_count;
1621 struct drm_file *pin_filp;
1622
1623 /** for phy allocated objects */
1624 struct drm_i915_gem_phys_object *phys_obj;
1625 };
1626
1627 #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base)
1628
1629 /**
1630 * Request queue structure.
1631 *
1632 * The request queue allows us to note sequence numbers that have been emitted
1633 * and may be associated with active buffers to be retired.
1634 *
1635 * By keeping this list, we can avoid having to do questionable
1636 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
1637 * an emission time with seqnos for tracking how far ahead of the GPU we are.
1638 */
1639 struct drm_i915_gem_request {
1640 /** On Which ring this request was generated */
1641 struct intel_ring_buffer *ring;
1642
1643 /** GEM sequence number associated with this request. */
1644 uint32_t seqno;
1645
1646 /** Position in the ringbuffer of the start of the request */
1647 u32 head;
1648
1649 /** Position in the ringbuffer of the end of the request */
1650 u32 tail;
1651
1652 /** Context related to this request */
1653 struct i915_hw_context *ctx;
1654
1655 /** Batch buffer related to this request if any */
1656 struct drm_i915_gem_object *batch_obj;
1657
1658 /** Time at which this request was emitted, in jiffies. */
1659 unsigned long emitted_jiffies;
1660
1661 /** global list entry for this request */
1662 struct list_head list;
1663
1664 struct drm_i915_file_private *file_priv;
1665 /** file_priv list entry for this request */
1666 struct list_head client_list;
1667 };
1668
1669 struct drm_i915_file_private {
1670 struct drm_i915_private *dev_priv;
1671 struct drm_file *file;
1672
1673 struct {
1674 spinlock_t lock;
1675 struct list_head request_list;
1676 struct delayed_work idle_work;
1677 } mm;
1678 struct idr context_idr;
1679
1680 struct i915_hw_context *private_default_ctx;
1681 atomic_t rps_wait_boost;
1682 };
1683
1684 /*
1685 * A command that requires special handling by the command parser.
1686 */
1687 struct drm_i915_cmd_descriptor {
1688 /*
1689 * Flags describing how the command parser processes the command.
1690 *
1691 * CMD_DESC_FIXED: The command has a fixed length if this is set,
1692 * a length mask if not set
1693 * CMD_DESC_SKIP: The command is allowed but does not follow the
1694 * standard length encoding for the opcode range in
1695 * which it falls
1696 * CMD_DESC_REJECT: The command is never allowed
1697 * CMD_DESC_REGISTER: The command should be checked against the
1698 * register whitelist for the appropriate ring
1699 * CMD_DESC_MASTER: The command is allowed if the submitting process
1700 * is the DRM master
1701 */
1702 u32 flags;
1703 #define CMD_DESC_FIXED (1<<0)
1704 #define CMD_DESC_SKIP (1<<1)
1705 #define CMD_DESC_REJECT (1<<2)
1706 #define CMD_DESC_REGISTER (1<<3)
1707 #define CMD_DESC_BITMASK (1<<4)
1708 #define CMD_DESC_MASTER (1<<5)
1709
1710 /*
1711 * The command's unique identification bits and the bitmask to get them.
1712 * This isn't strictly the opcode field as defined in the spec and may
1713 * also include type, subtype, and/or subop fields.
1714 */
1715 struct {
1716 u32 value;
1717 u32 mask;
1718 } cmd;
1719
1720 /*
1721 * The command's length. The command is either fixed length (i.e. does
1722 * not include a length field) or has a length field mask. The flag
1723 * CMD_DESC_FIXED indicates a fixed length. Otherwise, the command has
1724 * a length mask. All command entries in a command table must include
1725 * length information.
1726 */
1727 union {
1728 u32 fixed;
1729 u32 mask;
1730 } length;
1731
1732 /*
1733 * Describes where to find a register address in the command to check
1734 * against the ring's register whitelist. Only valid if flags has the
1735 * CMD_DESC_REGISTER bit set.
1736 */
1737 struct {
1738 u32 offset;
1739 u32 mask;
1740 } reg;
1741
1742 #define MAX_CMD_DESC_BITMASKS 3
1743 /*
1744 * Describes command checks where a particular dword is masked and
1745 * compared against an expected value. If the command does not match
1746 * the expected value, the parser rejects it. Only valid if flags has
1747 * the CMD_DESC_BITMASK bit set. Only entries where mask is non-zero
1748 * are valid.
1749 *
1750 * If the check specifies a non-zero condition_mask then the parser
1751 * only performs the check when the bits specified by condition_mask
1752 * are non-zero.
1753 */
1754 struct {
1755 u32 offset;
1756 u32 mask;
1757 u32 expected;
1758 u32 condition_offset;
1759 u32 condition_mask;
1760 } bits[MAX_CMD_DESC_BITMASKS];
1761 };
1762
1763 /*
1764 * A table of commands requiring special handling by the command parser.
1765 *
1766 * Each ring has an array of tables. Each table consists of an array of command
1767 * descriptors, which must be sorted with command opcodes in ascending order.
1768 */
1769 struct drm_i915_cmd_table {
1770 const struct drm_i915_cmd_descriptor *table;
1771 int count;
1772 };
1773
1774 #define INTEL_INFO(dev) (&to_i915(dev)->info)
1775
1776 #define IS_I830(dev) ((dev)->pdev->device == 0x3577)
1777 #define IS_845G(dev) ((dev)->pdev->device == 0x2562)
1778 #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x)
1779 #define IS_I865G(dev) ((dev)->pdev->device == 0x2572)
1780 #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g)
1781 #define IS_I915GM(dev) ((dev)->pdev->device == 0x2592)
1782 #define IS_I945G(dev) ((dev)->pdev->device == 0x2772)
1783 #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm)
1784 #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater)
1785 #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline)
1786 #define IS_GM45(dev) ((dev)->pdev->device == 0x2A42)
1787 #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x)
1788 #define IS_PINEVIEW_G(dev) ((dev)->pdev->device == 0xa001)
1789 #define IS_PINEVIEW_M(dev) ((dev)->pdev->device == 0xa011)
1790 #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview)
1791 #define IS_G33(dev) (INTEL_INFO(dev)->is_g33)
1792 #define IS_IRONLAKE_M(dev) ((dev)->pdev->device == 0x0046)
1793 #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge)
1794 #define IS_IVB_GT1(dev) ((dev)->pdev->device == 0x0156 || \
1795 (dev)->pdev->device == 0x0152 || \
1796 (dev)->pdev->device == 0x015a)
1797 #define IS_SNB_GT1(dev) ((dev)->pdev->device == 0x0102 || \
1798 (dev)->pdev->device == 0x0106 || \
1799 (dev)->pdev->device == 0x010A)
1800 #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview)
1801 #define IS_CHERRYVIEW(dev) (INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev))
1802 #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell)
1803 #define IS_BROADWELL(dev) (!INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev))
1804 #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile)
1805 #define IS_HSW_EARLY_SDV(dev) (IS_HASWELL(dev) && \
1806 ((dev)->pdev->device & 0xFF00) == 0x0C00)
1807 #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \
1808 (((dev)->pdev->device & 0xf) == 0x2 || \
1809 ((dev)->pdev->device & 0xf) == 0x6 || \
1810 ((dev)->pdev->device & 0xf) == 0xe))
1811 #define IS_HSW_ULT(dev) (IS_HASWELL(dev) && \
1812 ((dev)->pdev->device & 0xFF00) == 0x0A00)
1813 #define IS_ULT(dev) (IS_HSW_ULT(dev) || IS_BDW_ULT(dev))
1814 #define IS_HSW_GT3(dev) (IS_HASWELL(dev) && \
1815 ((dev)->pdev->device & 0x00F0) == 0x0020)
1816 #define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary)
1817
1818 /*
1819 * The genX designation typically refers to the render engine, so render
1820 * capability related checks should use IS_GEN, while display and other checks
1821 * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular
1822 * chips, etc.).
1823 */
1824 #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2)
1825 #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3)
1826 #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4)
1827 #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5)
1828 #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6)
1829 #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7)
1830 #define IS_GEN8(dev) (INTEL_INFO(dev)->gen == 8)
1831
1832 #define RENDER_RING (1<<RCS)
1833 #define BSD_RING (1<<VCS)
1834 #define BLT_RING (1<<BCS)
1835 #define VEBOX_RING (1<<VECS)
1836 #define HAS_BSD(dev) (INTEL_INFO(dev)->ring_mask & BSD_RING)
1837 #define HAS_BLT(dev) (INTEL_INFO(dev)->ring_mask & BLT_RING)
1838 #define HAS_VEBOX(dev) (INTEL_INFO(dev)->ring_mask & VEBOX_RING)
1839 #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc)
1840 #define HAS_WT(dev) (IS_HASWELL(dev) && to_i915(dev)->ellc_size)
1841 #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws)
1842
1843 #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6)
1844 #define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >= 6 && !IS_VALLEYVIEW(dev))
1845 #define HAS_PPGTT(dev) (INTEL_INFO(dev)->gen >= 7 && !IS_VALLEYVIEW(dev) \
1846 && !IS_BROADWELL(dev))
1847 #define USES_PPGTT(dev) intel_enable_ppgtt(dev, false)
1848 #define USES_FULL_PPGTT(dev) intel_enable_ppgtt(dev, true)
1849
1850 #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay)
1851 #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical)
1852
1853 /* Early gen2 have a totally busted CS tlb and require pinned batches. */
1854 #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev))
1855 /*
1856 * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts
1857 * even when in MSI mode. This results in spurious interrupt warnings if the
1858 * legacy irq no. is shared with another device. The kernel then disables that
1859 * interrupt source and so prevents the other device from working properly.
1860 */
1861 #define HAS_AUX_IRQ(dev) (INTEL_INFO(dev)->gen >= 5)
1862 #define HAS_GMBUS_IRQ(dev) (INTEL_INFO(dev)->gen >= 5)
1863
1864 /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
1865 * rows, which changed the alignment requirements and fence programming.
1866 */
1867 #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \
1868 IS_I915GM(dev)))
1869 #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev))
1870 #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev))
1871 #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev))
1872 #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv)
1873 #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug)
1874
1875 #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2)
1876 #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr)
1877 #define HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc)
1878
1879 #define HAS_IPS(dev) (IS_ULT(dev) || IS_BROADWELL(dev))
1880
1881 #define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi)
1882 #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg)
1883 #define HAS_PSR(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev))
1884 #define HAS_RUNTIME_PM(dev) (IS_GEN6(dev) || IS_HASWELL(dev) || \
1885 IS_BROADWELL(dev))
1886
1887 #define INTEL_PCH_DEVICE_ID_MASK 0xff00
1888 #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00
1889 #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00
1890 #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00
1891 #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00
1892 #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00
1893
1894 #define INTEL_PCH_TYPE(dev) (to_i915(dev)->pch_type)
1895 #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT)
1896 #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT)
1897 #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX)
1898 #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP)
1899 #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE)
1900
1901 /* DPF == dynamic parity feature */
1902 #define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
1903 #define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev))
1904
1905 #define GT_FREQUENCY_MULTIPLIER 50
1906
1907 #include "i915_trace.h"
1908
1909 extern const struct drm_ioctl_desc i915_ioctls[];
1910 extern int i915_max_ioctl;
1911
1912 extern int i915_suspend(struct drm_device *dev, pm_message_t state);
1913 extern int i915_resume(struct drm_device *dev);
1914 extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
1915 extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);
1916
1917 /* i915_params.c */
1918 struct i915_params {
1919 int modeset;
1920 int panel_ignore_lid;
1921 unsigned int powersave;
1922 int semaphores;
1923 unsigned int lvds_downclock;
1924 int lvds_channel_mode;
1925 int panel_use_ssc;
1926 int vbt_sdvo_panel_type;
1927 int enable_rc6;
1928 int enable_fbc;
1929 int enable_ppgtt;
1930 int enable_psr;
1931 unsigned int preliminary_hw_support;
1932 int disable_power_well;
1933 int enable_ips;
1934 int invert_brightness;
1935 int enable_cmd_parser;
1936 /* leave bools at the end to not create holes */
1937 bool enable_hangcheck;
1938 bool fastboot;
1939 bool prefault_disable;
1940 bool reset;
1941 bool disable_display;
1942 bool disable_vtd_wa;
1943 };
1944 extern struct i915_params i915 __read_mostly;
1945
1946 /* i915_dma.c */
1947 void i915_update_dri1_breadcrumb(struct drm_device *dev);
1948 extern void i915_kernel_lost_context(struct drm_device * dev);
1949 extern int i915_driver_load(struct drm_device *, unsigned long flags);
1950 extern int i915_driver_unload(struct drm_device *);
1951 extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
1952 extern void i915_driver_lastclose(struct drm_device * dev);
1953 extern void i915_driver_preclose(struct drm_device *dev,
1954 struct drm_file *file_priv);
1955 extern void i915_driver_postclose(struct drm_device *dev,
1956 struct drm_file *file_priv);
1957 extern int i915_driver_device_is_agp(struct drm_device * dev);
1958 #ifdef CONFIG_COMPAT
1959 extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
1960 unsigned long arg);
1961 #endif
1962 extern int i915_emit_box(struct drm_device *dev,
1963 struct drm_clip_rect *box,
1964 int DR1, int DR4);
1965 extern int intel_gpu_reset(struct drm_device *dev);
1966 extern int i915_reset(struct drm_device *dev);
1967 extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv);
1968 extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv);
1969 extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv);
1970 extern void i915_update_gfx_val(struct drm_i915_private *dev_priv);
1971
1972 extern void intel_console_resume(struct work_struct *work);
1973
1974 /* i915_irq.c */
1975 void i915_queue_hangcheck(struct drm_device *dev);
1976 __printf(3, 4)
1977 void i915_handle_error(struct drm_device *dev, bool wedged,
1978 const char *fmt, ...);
1979
1980 void gen6_set_pm_mask(struct drm_i915_private *dev_priv, u32 pm_iir,
1981 int new_delay);
1982 extern void intel_irq_init(struct drm_device *dev);
1983 extern void intel_hpd_init(struct drm_device *dev);
1984
1985 extern void intel_uncore_sanitize(struct drm_device *dev);
1986 extern void intel_uncore_early_sanitize(struct drm_device *dev);
1987 extern void intel_uncore_init(struct drm_device *dev);
1988 extern void intel_uncore_check_errors(struct drm_device *dev);
1989 extern void intel_uncore_fini(struct drm_device *dev);
1990
1991 void
1992 i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
1993 u32 status_mask);
1994
1995 void
1996 i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
1997 u32 status_mask);
1998
1999 void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv);
2000 void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv);
2001
2002 /* i915_gem.c */
2003 int i915_gem_init_ioctl(struct drm_device *dev, void *data,
2004 struct drm_file *file_priv);
2005 int i915_gem_create_ioctl(struct drm_device *dev, void *data,
2006 struct drm_file *file_priv);
2007 int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
2008 struct drm_file *file_priv);
2009 int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
2010 struct drm_file *file_priv);
2011 int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
2012 struct drm_file *file_priv);
2013 int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
2014 struct drm_file *file_priv);
2015 int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
2016 struct drm_file *file_priv);
2017 int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
2018 struct drm_file *file_priv);
2019 int i915_gem_execbuffer(struct drm_device *dev, void *data,
2020 struct drm_file *file_priv);
2021 int i915_gem_execbuffer2(struct drm_device *dev, void *data,
2022 struct drm_file *file_priv);
2023 int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
2024 struct drm_file *file_priv);
2025 int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
2026 struct drm_file *file_priv);
2027 int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
2028 struct drm_file *file_priv);
2029 int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data,
2030 struct drm_file *file);
2031 int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data,
2032 struct drm_file *file);
2033 int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
2034 struct drm_file *file_priv);
2035 int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
2036 struct drm_file *file_priv);
2037 int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
2038 struct drm_file *file_priv);
2039 int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
2040 struct drm_file *file_priv);
2041 int i915_gem_set_tiling(struct drm_device *dev, void *data,
2042 struct drm_file *file_priv);
2043 int i915_gem_get_tiling(struct drm_device *dev, void *data,
2044 struct drm_file *file_priv);
2045 int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
2046 struct drm_file *file_priv);
2047 int i915_gem_wait_ioctl(struct drm_device *dev, void *data,
2048 struct drm_file *file_priv);
2049 void i915_gem_load(struct drm_device *dev);
2050 void *i915_gem_object_alloc(struct drm_device *dev);
2051 void i915_gem_object_free(struct drm_i915_gem_object *obj);
2052 void i915_gem_object_init(struct drm_i915_gem_object *obj,
2053 const struct drm_i915_gem_object_ops *ops);
2054 struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev,
2055 size_t size);
2056 void i915_init_vm(struct drm_i915_private *dev_priv,
2057 struct i915_address_space *vm);
2058 void i915_gem_free_object(struct drm_gem_object *obj);
2059 void i915_gem_vma_destroy(struct i915_vma *vma);
2060
2061 #define PIN_MAPPABLE 0x1
2062 #define PIN_NONBLOCK 0x2
2063 #define PIN_GLOBAL 0x4
2064 int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj,
2065 struct i915_address_space *vm,
2066 uint32_t alignment,
2067 unsigned flags);
2068 int __must_check i915_vma_unbind(struct i915_vma *vma);
2069 int i915_gem_object_put_pages(struct drm_i915_gem_object *obj);
2070 void i915_gem_release_all_mmaps(struct drm_i915_private *dev_priv);
2071 void i915_gem_release_mmap(struct drm_i915_gem_object *obj);
2072 void i915_gem_lastclose(struct drm_device *dev);
2073
2074 int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj,
2075 int *needs_clflush);
2076
2077 int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj);
2078 static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n)
2079 {
2080 struct sg_page_iter sg_iter;
2081
2082 for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, n)
2083 return sg_page_iter_page(&sg_iter);
2084
2085 return NULL;
2086 }
2087 static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
2088 {
2089 BUG_ON(obj->pages == NULL);
2090 obj->pages_pin_count++;
2091 }
2092 static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)
2093 {
2094 BUG_ON(obj->pages_pin_count == 0);
2095 obj->pages_pin_count--;
2096 }
2097
2098 int __must_check i915_mutex_lock_interruptible(struct drm_device *dev);
2099 int i915_gem_object_sync(struct drm_i915_gem_object *obj,
2100 struct intel_ring_buffer *to);
2101 void i915_vma_move_to_active(struct i915_vma *vma,
2102 struct intel_ring_buffer *ring);
2103 int i915_gem_dumb_create(struct drm_file *file_priv,
2104 struct drm_device *dev,
2105 struct drm_mode_create_dumb *args);
2106 int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev,
2107 uint32_t handle, uint64_t *offset);
2108 /**
2109 * Returns true if seq1 is later than seq2.
2110 */
2111 static inline bool
2112 i915_seqno_passed(uint32_t seq1, uint32_t seq2)
2113 {
2114 return (int32_t)(seq1 - seq2) >= 0;
2115 }
2116
2117 int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno);
2118 int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno);
2119 int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj);
2120 int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj);
2121
2122 static inline bool
2123 i915_gem_object_pin_fence(struct drm_i915_gem_object *obj)
2124 {
2125 if (obj->fence_reg != I915_FENCE_REG_NONE) {
2126 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2127 dev_priv->fence_regs[obj->fence_reg].pin_count++;
2128 return true;
2129 } else
2130 return false;
2131 }
2132
2133 static inline void
2134 i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj)
2135 {
2136 if (obj->fence_reg != I915_FENCE_REG_NONE) {
2137 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2138 WARN_ON(dev_priv->fence_regs[obj->fence_reg].pin_count <= 0);
2139 dev_priv->fence_regs[obj->fence_reg].pin_count--;
2140 }
2141 }
2142
2143 struct drm_i915_gem_request *
2144 i915_gem_find_active_request(struct intel_ring_buffer *ring);
2145
2146 bool i915_gem_retire_requests(struct drm_device *dev);
2147 int __must_check i915_gem_check_wedge(struct i915_gpu_error *error,
2148 bool interruptible);
2149 static inline bool i915_reset_in_progress(struct i915_gpu_error *error)
2150 {
2151 return unlikely(atomic_read(&error->reset_counter)
2152 & (I915_RESET_IN_PROGRESS_FLAG | I915_WEDGED));
2153 }
2154
2155 static inline bool i915_terminally_wedged(struct i915_gpu_error *error)
2156 {
2157 return atomic_read(&error->reset_counter) & I915_WEDGED;
2158 }
2159
2160 static inline u32 i915_reset_count(struct i915_gpu_error *error)
2161 {
2162 return ((atomic_read(&error->reset_counter) & ~I915_WEDGED) + 1) / 2;
2163 }
2164
2165 static inline bool i915_stop_ring_allow_ban(struct drm_i915_private *dev_priv)
2166 {
2167 return dev_priv->gpu_error.stop_rings == 0 ||
2168 dev_priv->gpu_error.stop_rings & I915_STOP_RING_ALLOW_BAN;
2169 }
2170
2171 static inline bool i915_stop_ring_allow_warn(struct drm_i915_private *dev_priv)
2172 {
2173 return dev_priv->gpu_error.stop_rings == 0 ||
2174 dev_priv->gpu_error.stop_rings & I915_STOP_RING_ALLOW_WARN;
2175 }
2176
2177 void i915_gem_reset(struct drm_device *dev);
2178 bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force);
2179 int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj);
2180 int __must_check i915_gem_init(struct drm_device *dev);
2181 int __must_check i915_gem_init_hw(struct drm_device *dev);
2182 int i915_gem_l3_remap(struct intel_ring_buffer *ring, int slice);
2183 void i915_gem_init_swizzling(struct drm_device *dev);
2184 void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
2185 int __must_check i915_gpu_idle(struct drm_device *dev);
2186 int __must_check i915_gem_suspend(struct drm_device *dev);
2187 int __i915_add_request(struct intel_ring_buffer *ring,
2188 struct drm_file *file,
2189 struct drm_i915_gem_object *batch_obj,
2190 u32 *seqno);
2191 #define i915_add_request(ring, seqno) \
2192 __i915_add_request(ring, NULL, NULL, seqno)
2193 int __must_check i915_wait_seqno(struct intel_ring_buffer *ring,
2194 uint32_t seqno);
2195 int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
2196 int __must_check
2197 i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj,
2198 bool write);
2199 int __must_check
2200 i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write);
2201 int __must_check
2202 i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj,
2203 u32 alignment,
2204 struct intel_ring_buffer *pipelined);
2205 void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj);
2206 int i915_gem_attach_phys_object(struct drm_device *dev,
2207 struct drm_i915_gem_object *obj,
2208 int id,
2209 int align);
2210 void i915_gem_detach_phys_object(struct drm_device *dev,
2211 struct drm_i915_gem_object *obj);
2212 void i915_gem_free_all_phys_object(struct drm_device *dev);
2213 int i915_gem_open(struct drm_device *dev, struct drm_file *file);
2214 void i915_gem_release(struct drm_device *dev, struct drm_file *file);
2215
2216 uint32_t
2217 i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode);
2218 uint32_t
2219 i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size,
2220 int tiling_mode, bool fenced);
2221
2222 int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj,
2223 enum i915_cache_level cache_level);
2224
2225 struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev,
2226 struct dma_buf *dma_buf);
2227
2228 struct dma_buf *i915_gem_prime_export(struct drm_device *dev,
2229 struct drm_gem_object *gem_obj, int flags);
2230
2231 void i915_gem_restore_fences(struct drm_device *dev);
2232
2233 unsigned long i915_gem_obj_offset(struct drm_i915_gem_object *o,
2234 struct i915_address_space *vm);
2235 bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o);
2236 bool i915_gem_obj_bound(struct drm_i915_gem_object *o,
2237 struct i915_address_space *vm);
2238 unsigned long i915_gem_obj_size(struct drm_i915_gem_object *o,
2239 struct i915_address_space *vm);
2240 struct i915_vma *i915_gem_obj_to_vma(struct drm_i915_gem_object *obj,
2241 struct i915_address_space *vm);
2242 struct i915_vma *
2243 i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj,
2244 struct i915_address_space *vm);
2245
2246 struct i915_vma *i915_gem_obj_to_ggtt(struct drm_i915_gem_object *obj);
2247 static inline bool i915_gem_obj_is_pinned(struct drm_i915_gem_object *obj) {
2248 struct i915_vma *vma;
2249 list_for_each_entry(vma, &obj->vma_list, vma_link)
2250 if (vma->pin_count > 0)
2251 return true;
2252 return false;
2253 }
2254
2255 /* Some GGTT VM helpers */
2256 #define obj_to_ggtt(obj) \
2257 (&((struct drm_i915_private *)(obj)->base.dev->dev_private)->gtt.base)
2258 static inline bool i915_is_ggtt(struct i915_address_space *vm)
2259 {
2260 struct i915_address_space *ggtt =
2261 &((struct drm_i915_private *)(vm)->dev->dev_private)->gtt.base;
2262 return vm == ggtt;
2263 }
2264
2265 static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *obj)
2266 {
2267 return i915_gem_obj_bound(obj, obj_to_ggtt(obj));
2268 }
2269
2270 static inline unsigned long
2271 i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *obj)
2272 {
2273 return i915_gem_obj_offset(obj, obj_to_ggtt(obj));
2274 }
2275
2276 static inline unsigned long
2277 i915_gem_obj_ggtt_size(struct drm_i915_gem_object *obj)
2278 {
2279 return i915_gem_obj_size(obj, obj_to_ggtt(obj));
2280 }
2281
2282 static inline int __must_check
2283 i915_gem_obj_ggtt_pin(struct drm_i915_gem_object *obj,
2284 uint32_t alignment,
2285 unsigned flags)
2286 {
2287 return i915_gem_object_pin(obj, obj_to_ggtt(obj), alignment, flags | PIN_GLOBAL);
2288 }
2289
2290 static inline int
2291 i915_gem_object_ggtt_unbind(struct drm_i915_gem_object *obj)
2292 {
2293 return i915_vma_unbind(i915_gem_obj_to_ggtt(obj));
2294 }
2295
2296 void i915_gem_object_ggtt_unpin(struct drm_i915_gem_object *obj);
2297
2298 /* i915_gem_context.c */
2299 #define ctx_to_ppgtt(ctx) container_of((ctx)->vm, struct i915_hw_ppgtt, base)
2300 int __must_check i915_gem_context_init(struct drm_device *dev);
2301 void i915_gem_context_fini(struct drm_device *dev);
2302 void i915_gem_context_reset(struct drm_device *dev);
2303 int i915_gem_context_open(struct drm_device *dev, struct drm_file *file);
2304 int i915_gem_context_enable(struct drm_i915_private *dev_priv);
2305 void i915_gem_context_close(struct drm_device *dev, struct drm_file *file);
2306 int i915_switch_context(struct intel_ring_buffer *ring,
2307 struct drm_file *file, struct i915_hw_context *to);
2308 struct i915_hw_context *
2309 i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id);
2310 void i915_gem_context_free(struct kref *ctx_ref);
2311 static inline void i915_gem_context_reference(struct i915_hw_context *ctx)
2312 {
2313 if (ctx->obj && HAS_HW_CONTEXTS(ctx->obj->base.dev))
2314 kref_get(&ctx->ref);
2315 }
2316
2317 static inline void i915_gem_context_unreference(struct i915_hw_context *ctx)
2318 {
2319 if (ctx->obj && HAS_HW_CONTEXTS(ctx->obj->base.dev))
2320 kref_put(&ctx->ref, i915_gem_context_free);
2321 }
2322
2323 static inline bool i915_gem_context_is_default(const struct i915_hw_context *c)
2324 {
2325 return c->id == DEFAULT_CONTEXT_ID;
2326 }
2327
2328 int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
2329 struct drm_file *file);
2330 int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
2331 struct drm_file *file);
2332
2333 /* i915_gem_evict.c */
2334 int __must_check i915_gem_evict_something(struct drm_device *dev,
2335 struct i915_address_space *vm,
2336 int min_size,
2337 unsigned alignment,
2338 unsigned cache_level,
2339 unsigned flags);
2340 int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle);
2341 int i915_gem_evict_everything(struct drm_device *dev);
2342
2343 /* belongs in i915_gem_gtt.h */
2344 static inline void i915_gem_chipset_flush(struct drm_device *dev)
2345 {
2346 if (INTEL_INFO(dev)->gen < 6)
2347 intel_gtt_chipset_flush();
2348 }
2349
2350 /* i915_gem_stolen.c */
2351 int i915_gem_init_stolen(struct drm_device *dev);
2352 int i915_gem_stolen_setup_compression(struct drm_device *dev, int size);
2353 void i915_gem_stolen_cleanup_compression(struct drm_device *dev);
2354 void i915_gem_cleanup_stolen(struct drm_device *dev);
2355 struct drm_i915_gem_object *
2356 i915_gem_object_create_stolen(struct drm_device *dev, u32 size);
2357 struct drm_i915_gem_object *
2358 i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev,
2359 u32 stolen_offset,
2360 u32 gtt_offset,
2361 u32 size);
2362 void i915_gem_object_release_stolen(struct drm_i915_gem_object *obj);
2363
2364 /* i915_gem_tiling.c */
2365 static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj)
2366 {
2367 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2368
2369 return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 &&
2370 obj->tiling_mode != I915_TILING_NONE;
2371 }
2372
2373 void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
2374 void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj);
2375 void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj);
2376
2377 /* i915_gem_debug.c */
2378 #if WATCH_LISTS
2379 int i915_verify_lists(struct drm_device *dev);
2380 #else
2381 #define i915_verify_lists(dev) 0
2382 #endif
2383
2384 /* i915_debugfs.c */
2385 int i915_debugfs_init(struct drm_minor *minor);
2386 void i915_debugfs_cleanup(struct drm_minor *minor);
2387 #ifdef CONFIG_DEBUG_FS
2388 void intel_display_crc_init(struct drm_device *dev);
2389 #else
2390 static inline void intel_display_crc_init(struct drm_device *dev) {}
2391 #endif
2392
2393 /* i915_gpu_error.c */
2394 __printf(2, 3)
2395 void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...);
2396 int i915_error_state_to_str(struct drm_i915_error_state_buf *estr,
2397 const struct i915_error_state_file_priv *error);
2398 int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb,
2399 size_t count, loff_t pos);
2400 static inline void i915_error_state_buf_release(
2401 struct drm_i915_error_state_buf *eb)
2402 {
2403 kfree(eb->buf);
2404 }
2405 void i915_capture_error_state(struct drm_device *dev, bool wedge,
2406 const char *error_msg);
2407 void i915_error_state_get(struct drm_device *dev,
2408 struct i915_error_state_file_priv *error_priv);
2409 void i915_error_state_put(struct i915_error_state_file_priv *error_priv);
2410 void i915_destroy_error_state(struct drm_device *dev);
2411
2412 void i915_get_extra_instdone(struct drm_device *dev, uint32_t *instdone);
2413 const char *i915_cache_level_str(int type);
2414
2415 /* i915_cmd_parser.c */
2416 int i915_cmd_parser_get_version(void);
2417 void i915_cmd_parser_init_ring(struct intel_ring_buffer *ring);
2418 bool i915_needs_cmd_parser(struct intel_ring_buffer *ring);
2419 int i915_parse_cmds(struct intel_ring_buffer *ring,
2420 struct drm_i915_gem_object *batch_obj,
2421 u32 batch_start_offset,
2422 bool is_master);
2423
2424 /* i915_suspend.c */
2425 extern int i915_save_state(struct drm_device *dev);
2426 extern int i915_restore_state(struct drm_device *dev);
2427
2428 /* i915_ums.c */
2429 void i915_save_display_reg(struct drm_device *dev);
2430 void i915_restore_display_reg(struct drm_device *dev);
2431
2432 /* i915_sysfs.c */
2433 void i915_setup_sysfs(struct drm_device *dev_priv);
2434 void i915_teardown_sysfs(struct drm_device *dev_priv);
2435
2436 /* intel_i2c.c */
2437 extern int intel_setup_gmbus(struct drm_device *dev);
2438 extern void intel_teardown_gmbus(struct drm_device *dev);
2439 static inline bool intel_gmbus_is_port_valid(unsigned port)
2440 {
2441 return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD);
2442 }
2443
2444 extern struct i2c_adapter *intel_gmbus_get_adapter(
2445 struct drm_i915_private *dev_priv, unsigned port);
2446 extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);
2447 extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
2448 static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter)
2449 {
2450 return container_of(adapter, struct intel_gmbus, adapter)->force_bit;
2451 }
2452 extern void intel_i2c_reset(struct drm_device *dev);
2453
2454 /* intel_opregion.c */
2455 struct intel_encoder;
2456 #ifdef CONFIG_ACPI
2457 extern int intel_opregion_setup(struct drm_device *dev);
2458 extern void intel_opregion_init(struct drm_device *dev);
2459 extern void intel_opregion_fini(struct drm_device *dev);
2460 extern void intel_opregion_asle_intr(struct drm_device *dev);
2461 extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder,
2462 bool enable);
2463 extern int intel_opregion_notify_adapter(struct drm_device *dev,
2464 pci_power_t state);
2465 #else
2466 static inline int intel_opregion_setup(struct drm_device *dev) { return 0; }
2467 static inline void intel_opregion_init(struct drm_device *dev) { return; }
2468 static inline void intel_opregion_fini(struct drm_device *dev) { return; }
2469 static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; }
2470 static inline int
2471 intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable)
2472 {
2473 return 0;
2474 }
2475 static inline int
2476 intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state)
2477 {
2478 return 0;
2479 }
2480 #endif
2481
2482 /* intel_acpi.c */
2483 #ifdef CONFIG_ACPI
2484 extern void intel_register_dsm_handler(void);
2485 extern void intel_unregister_dsm_handler(void);
2486 #else
2487 static inline void intel_register_dsm_handler(void) { return; }
2488 static inline void intel_unregister_dsm_handler(void) { return; }
2489 #endif /* CONFIG_ACPI */
2490
2491 /* modesetting */
2492 extern void intel_modeset_init_hw(struct drm_device *dev);
2493 extern void intel_modeset_suspend_hw(struct drm_device *dev);
2494 extern void intel_modeset_init(struct drm_device *dev);
2495 extern void intel_modeset_gem_init(struct drm_device *dev);
2496 extern void intel_modeset_cleanup(struct drm_device *dev);
2497 extern void intel_connector_unregister(struct intel_connector *);
2498 extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
2499 extern void intel_modeset_setup_hw_state(struct drm_device *dev,
2500 bool force_restore);
2501 extern void i915_redisable_vga(struct drm_device *dev);
2502 extern void i915_redisable_vga_power_on(struct drm_device *dev);
2503 extern bool intel_fbc_enabled(struct drm_device *dev);
2504 extern void intel_disable_fbc(struct drm_device *dev);
2505 extern bool ironlake_set_drps(struct drm_device *dev, u8 val);
2506 extern void intel_init_pch_refclk(struct drm_device *dev);
2507 extern void gen6_set_rps(struct drm_device *dev, u8 val);
2508 extern void valleyview_set_rps(struct drm_device *dev, u8 val);
2509 extern int valleyview_rps_max_freq(struct drm_i915_private *dev_priv);
2510 extern int valleyview_rps_min_freq(struct drm_i915_private *dev_priv);
2511 extern void intel_detect_pch(struct drm_device *dev);
2512 extern int intel_trans_dp_port_sel(struct drm_crtc *crtc);
2513 extern int intel_enable_rc6(const struct drm_device *dev);
2514
2515 extern bool i915_semaphore_is_enabled(struct drm_device *dev);
2516 int i915_reg_read_ioctl(struct drm_device *dev, void *data,
2517 struct drm_file *file);
2518 int i915_get_reset_stats_ioctl(struct drm_device *dev, void *data,
2519 struct drm_file *file);
2520
2521 /* overlay */
2522 extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev);
2523 extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e,
2524 struct intel_overlay_error_state *error);
2525
2526 extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev);
2527 extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e,
2528 struct drm_device *dev,
2529 struct intel_display_error_state *error);
2530
2531 /* On SNB platform, before reading ring registers forcewake bit
2532 * must be set to prevent GT core from power down and stale values being
2533 * returned.
2534 */
2535 void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv, int fw_engine);
2536 void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine);
2537 void assert_force_wake_inactive(struct drm_i915_private *dev_priv);
2538
2539 int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u8 mbox, u32 *val);
2540 int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u8 mbox, u32 val);
2541
2542 /* intel_sideband.c */
2543 u32 vlv_punit_read(struct drm_i915_private *dev_priv, u8 addr);
2544 void vlv_punit_write(struct drm_i915_private *dev_priv, u8 addr, u32 val);
2545 u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr);
2546 u32 vlv_gpio_nc_read(struct drm_i915_private *dev_priv, u32 reg);
2547 void vlv_gpio_nc_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
2548 u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg);
2549 void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
2550 u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg);
2551 void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
2552 u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg);
2553 void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
2554 u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg);
2555 void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
2556 u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg);
2557 void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val);
2558 u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg,
2559 enum intel_sbi_destination destination);
2560 void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value,
2561 enum intel_sbi_destination destination);
2562 u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg);
2563 void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
2564
2565 int vlv_gpu_freq(struct drm_i915_private *dev_priv, int val);
2566 int vlv_freq_opcode(struct drm_i915_private *dev_priv, int val);
2567
2568 #define FORCEWAKE_RENDER (1 << 0)
2569 #define FORCEWAKE_MEDIA (1 << 1)
2570 #define FORCEWAKE_ALL (FORCEWAKE_RENDER | FORCEWAKE_MEDIA)
2571
2572
2573 #define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true)
2574 #define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true)
2575
2576 #define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true)
2577 #define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true)
2578 #define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false)
2579 #define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false)
2580
2581 #define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true)
2582 #define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true)
2583 #define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false)
2584 #define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false)
2585
2586 /* Be very careful with read/write 64-bit values. On 32-bit machines, they
2587 * will be implemented using 2 32-bit writes in an arbitrary order with
2588 * an arbitrary delay between them. This can cause the hardware to
2589 * act upon the intermediate value, possibly leading to corruption and
2590 * machine death. You have been warned.
2591 */
2592 #define I915_WRITE64(reg, val) dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true)
2593 #define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true)
2594
2595 #define I915_READ64_2x32(lower_reg, upper_reg) ({ \
2596 u32 upper = I915_READ(upper_reg); \
2597 u32 lower = I915_READ(lower_reg); \
2598 u32 tmp = I915_READ(upper_reg); \
2599 if (upper != tmp) { \
2600 upper = tmp; \
2601 lower = I915_READ(lower_reg); \
2602 WARN_ON(I915_READ(upper_reg) != upper); \
2603 } \
2604 (u64)upper << 32 | lower; })
2605
2606 #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg)
2607 #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg)
2608
2609 /* "Broadcast RGB" property */
2610 #define INTEL_BROADCAST_RGB_AUTO 0
2611 #define INTEL_BROADCAST_RGB_FULL 1
2612 #define INTEL_BROADCAST_RGB_LIMITED 2
2613
2614 static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev)
2615 {
2616 if (HAS_PCH_SPLIT(dev))
2617 return CPU_VGACNTRL;
2618 else if (IS_VALLEYVIEW(dev))
2619 return VLV_VGACNTRL;
2620 else
2621 return VGACNTRL;
2622 }
2623
2624 static inline void __user *to_user_ptr(u64 address)
2625 {
2626 return (void __user *)(uintptr_t)address;
2627 }
2628
2629 static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m)
2630 {
2631 unsigned long j = msecs_to_jiffies(m);
2632
2633 return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
2634 }
2635
2636 static inline unsigned long
2637 timespec_to_jiffies_timeout(const struct timespec *value)
2638 {
2639 unsigned long j = timespec_to_jiffies(value);
2640
2641 return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
2642 }
2643
2644 /*
2645 * If you need to wait X milliseconds between events A and B, but event B
2646 * doesn't happen exactly after event A, you record the timestamp (jiffies) of
2647 * when event A happened, then just before event B you call this function and
2648 * pass the timestamp as the first argument, and X as the second argument.
2649 */
2650 static inline void
2651 wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms)
2652 {
2653 unsigned long target_jiffies, tmp_jiffies, remaining_jiffies;
2654
2655 /*
2656 * Don't re-read the value of "jiffies" every time since it may change
2657 * behind our back and break the math.
2658 */
2659 tmp_jiffies = jiffies;
2660 target_jiffies = timestamp_jiffies +
2661 msecs_to_jiffies_timeout(to_wait_ms);
2662
2663 if (time_after(target_jiffies, tmp_jiffies)) {
2664 remaining_jiffies = target_jiffies - tmp_jiffies;
2665 while (remaining_jiffies)
2666 remaining_jiffies =
2667 schedule_timeout_uninterruptible(remaining_jiffies);
2668 }
2669 }
2670
2671 #endif
Linux kernel - Deliverables
This page took 0.083233 seconds and 6 git commands to generate.