2 * Copyright © 2008-2015 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 * Eric Anholt <eric@anholt.net>
29 #include <drm/drm_vma_manager.h>
30 #include <drm/i915_drm.h>
32 #include "i915_vgpu.h"
33 #include "i915_trace.h"
34 #include "intel_drv.h"
35 #include <linux/shmem_fs.h>
36 #include <linux/slab.h>
37 #include <linux/swap.h>
38 #include <linux/pci.h>
39 #include <linux/dma-buf.h>
41 #define RQ_BUG_ON(expr)
43 static void i915_gem_object_flush_gtt_write_domain(struct drm_i915_gem_object
*obj
);
44 static void i915_gem_object_flush_cpu_write_domain(struct drm_i915_gem_object
*obj
);
46 i915_gem_object_retire__write(struct drm_i915_gem_object
*obj
);
48 i915_gem_object_retire__read(struct drm_i915_gem_object
*obj
, int ring
);
50 static bool cpu_cache_is_coherent(struct drm_device
*dev
,
51 enum i915_cache_level level
)
53 return HAS_LLC(dev
) || level
!= I915_CACHE_NONE
;
56 static bool cpu_write_needs_clflush(struct drm_i915_gem_object
*obj
)
58 if (!cpu_cache_is_coherent(obj
->base
.dev
, obj
->cache_level
))
61 return obj
->pin_display
;
64 /* some bookkeeping */
65 static void i915_gem_info_add_obj(struct drm_i915_private
*dev_priv
,
68 spin_lock(&dev_priv
->mm
.object_stat_lock
);
69 dev_priv
->mm
.object_count
++;
70 dev_priv
->mm
.object_memory
+= size
;
71 spin_unlock(&dev_priv
->mm
.object_stat_lock
);
74 static void i915_gem_info_remove_obj(struct drm_i915_private
*dev_priv
,
77 spin_lock(&dev_priv
->mm
.object_stat_lock
);
78 dev_priv
->mm
.object_count
--;
79 dev_priv
->mm
.object_memory
-= size
;
80 spin_unlock(&dev_priv
->mm
.object_stat_lock
);
84 i915_gem_wait_for_error(struct i915_gpu_error
*error
)
88 #define EXIT_COND (!i915_reset_in_progress(error) || \
89 i915_terminally_wedged(error))
94 * Only wait 10 seconds for the gpu reset to complete to avoid hanging
95 * userspace. If it takes that long something really bad is going on and
96 * we should simply try to bail out and fail as gracefully as possible.
98 ret
= wait_event_interruptible_timeout(error
->reset_queue
,
102 DRM_ERROR("Timed out waiting for the gpu reset to complete\n");
104 } else if (ret
< 0) {
112 int i915_mutex_lock_interruptible(struct drm_device
*dev
)
114 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
117 ret
= i915_gem_wait_for_error(&dev_priv
->gpu_error
);
121 ret
= mutex_lock_interruptible(&dev
->struct_mutex
);
125 WARN_ON(i915_verify_lists(dev
));
130 i915_gem_get_aperture_ioctl(struct drm_device
*dev
, void *data
,
131 struct drm_file
*file
)
133 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
134 struct drm_i915_gem_get_aperture
*args
= data
;
135 struct i915_gtt
*ggtt
= &dev_priv
->gtt
;
136 struct i915_vma
*vma
;
140 mutex_lock(&dev
->struct_mutex
);
141 list_for_each_entry(vma
, &ggtt
->base
.active_list
, mm_list
)
143 pinned
+= vma
->node
.size
;
144 list_for_each_entry(vma
, &ggtt
->base
.inactive_list
, mm_list
)
146 pinned
+= vma
->node
.size
;
147 mutex_unlock(&dev
->struct_mutex
);
149 args
->aper_size
= dev_priv
->gtt
.base
.total
;
150 args
->aper_available_size
= args
->aper_size
- pinned
;
156 i915_gem_object_get_pages_phys(struct drm_i915_gem_object
*obj
)
158 struct address_space
*mapping
= file_inode(obj
->base
.filp
)->i_mapping
;
159 char *vaddr
= obj
->phys_handle
->vaddr
;
161 struct scatterlist
*sg
;
164 if (WARN_ON(i915_gem_object_needs_bit17_swizzle(obj
)))
167 for (i
= 0; i
< obj
->base
.size
/ PAGE_SIZE
; i
++) {
171 page
= shmem_read_mapping_page(mapping
, i
);
173 return PTR_ERR(page
);
175 src
= kmap_atomic(page
);
176 memcpy(vaddr
, src
, PAGE_SIZE
);
177 drm_clflush_virt_range(vaddr
, PAGE_SIZE
);
180 page_cache_release(page
);
184 i915_gem_chipset_flush(obj
->base
.dev
);
186 st
= kmalloc(sizeof(*st
), GFP_KERNEL
);
190 if (sg_alloc_table(st
, 1, GFP_KERNEL
)) {
197 sg
->length
= obj
->base
.size
;
199 sg_dma_address(sg
) = obj
->phys_handle
->busaddr
;
200 sg_dma_len(sg
) = obj
->base
.size
;
207 i915_gem_object_put_pages_phys(struct drm_i915_gem_object
*obj
)
211 BUG_ON(obj
->madv
== __I915_MADV_PURGED
);
213 ret
= i915_gem_object_set_to_cpu_domain(obj
, true);
215 /* In the event of a disaster, abandon all caches and
218 WARN_ON(ret
!= -EIO
);
219 obj
->base
.read_domains
= obj
->base
.write_domain
= I915_GEM_DOMAIN_CPU
;
222 if (obj
->madv
== I915_MADV_DONTNEED
)
226 struct address_space
*mapping
= file_inode(obj
->base
.filp
)->i_mapping
;
227 char *vaddr
= obj
->phys_handle
->vaddr
;
230 for (i
= 0; i
< obj
->base
.size
/ PAGE_SIZE
; i
++) {
234 page
= shmem_read_mapping_page(mapping
, i
);
238 dst
= kmap_atomic(page
);
239 drm_clflush_virt_range(vaddr
, PAGE_SIZE
);
240 memcpy(dst
, vaddr
, PAGE_SIZE
);
243 set_page_dirty(page
);
244 if (obj
->madv
== I915_MADV_WILLNEED
)
245 mark_page_accessed(page
);
246 page_cache_release(page
);
252 sg_free_table(obj
->pages
);
257 i915_gem_object_release_phys(struct drm_i915_gem_object
*obj
)
259 drm_pci_free(obj
->base
.dev
, obj
->phys_handle
);
262 static const struct drm_i915_gem_object_ops i915_gem_phys_ops
= {
263 .get_pages
= i915_gem_object_get_pages_phys
,
264 .put_pages
= i915_gem_object_put_pages_phys
,
265 .release
= i915_gem_object_release_phys
,
269 drop_pages(struct drm_i915_gem_object
*obj
)
271 struct i915_vma
*vma
, *next
;
274 drm_gem_object_reference(&obj
->base
);
275 list_for_each_entry_safe(vma
, next
, &obj
->vma_list
, vma_link
)
276 if (i915_vma_unbind(vma
))
279 ret
= i915_gem_object_put_pages(obj
);
280 drm_gem_object_unreference(&obj
->base
);
286 i915_gem_object_attach_phys(struct drm_i915_gem_object
*obj
,
289 drm_dma_handle_t
*phys
;
292 if (obj
->phys_handle
) {
293 if ((unsigned long)obj
->phys_handle
->vaddr
& (align
-1))
299 if (obj
->madv
!= I915_MADV_WILLNEED
)
302 if (obj
->base
.filp
== NULL
)
305 ret
= drop_pages(obj
);
309 /* create a new object */
310 phys
= drm_pci_alloc(obj
->base
.dev
, obj
->base
.size
, align
);
314 obj
->phys_handle
= phys
;
315 obj
->ops
= &i915_gem_phys_ops
;
317 return i915_gem_object_get_pages(obj
);
321 i915_gem_phys_pwrite(struct drm_i915_gem_object
*obj
,
322 struct drm_i915_gem_pwrite
*args
,
323 struct drm_file
*file_priv
)
325 struct drm_device
*dev
= obj
->base
.dev
;
326 void *vaddr
= obj
->phys_handle
->vaddr
+ args
->offset
;
327 char __user
*user_data
= to_user_ptr(args
->data_ptr
);
330 /* We manually control the domain here and pretend that it
331 * remains coherent i.e. in the GTT domain, like shmem_pwrite.
333 ret
= i915_gem_object_wait_rendering(obj
, false);
337 intel_fb_obj_invalidate(obj
, ORIGIN_CPU
);
338 if (__copy_from_user_inatomic_nocache(vaddr
, user_data
, args
->size
)) {
339 unsigned long unwritten
;
341 /* The physical object once assigned is fixed for the lifetime
342 * of the obj, so we can safely drop the lock and continue
345 mutex_unlock(&dev
->struct_mutex
);
346 unwritten
= copy_from_user(vaddr
, user_data
, args
->size
);
347 mutex_lock(&dev
->struct_mutex
);
354 drm_clflush_virt_range(vaddr
, args
->size
);
355 i915_gem_chipset_flush(dev
);
358 intel_fb_obj_flush(obj
, false, ORIGIN_CPU
);
362 void *i915_gem_object_alloc(struct drm_device
*dev
)
364 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
365 return kmem_cache_zalloc(dev_priv
->objects
, GFP_KERNEL
);
368 void i915_gem_object_free(struct drm_i915_gem_object
*obj
)
370 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
371 kmem_cache_free(dev_priv
->objects
, obj
);
375 i915_gem_create(struct drm_file
*file
,
376 struct drm_device
*dev
,
380 struct drm_i915_gem_object
*obj
;
384 size
= roundup(size
, PAGE_SIZE
);
388 /* Allocate the new object */
389 obj
= i915_gem_alloc_object(dev
, size
);
393 ret
= drm_gem_handle_create(file
, &obj
->base
, &handle
);
394 /* drop reference from allocate - handle holds it now */
395 drm_gem_object_unreference_unlocked(&obj
->base
);
404 i915_gem_dumb_create(struct drm_file
*file
,
405 struct drm_device
*dev
,
406 struct drm_mode_create_dumb
*args
)
408 /* have to work out size/pitch and return them */
409 args
->pitch
= ALIGN(args
->width
* DIV_ROUND_UP(args
->bpp
, 8), 64);
410 args
->size
= args
->pitch
* args
->height
;
411 return i915_gem_create(file
, dev
,
412 args
->size
, &args
->handle
);
416 * Creates a new mm object and returns a handle to it.
419 i915_gem_create_ioctl(struct drm_device
*dev
, void *data
,
420 struct drm_file
*file
)
422 struct drm_i915_gem_create
*args
= data
;
424 return i915_gem_create(file
, dev
,
425 args
->size
, &args
->handle
);
429 __copy_to_user_swizzled(char __user
*cpu_vaddr
,
430 const char *gpu_vaddr
, int gpu_offset
,
433 int ret
, cpu_offset
= 0;
436 int cacheline_end
= ALIGN(gpu_offset
+ 1, 64);
437 int this_length
= min(cacheline_end
- gpu_offset
, length
);
438 int swizzled_gpu_offset
= gpu_offset
^ 64;
440 ret
= __copy_to_user(cpu_vaddr
+ cpu_offset
,
441 gpu_vaddr
+ swizzled_gpu_offset
,
446 cpu_offset
+= this_length
;
447 gpu_offset
+= this_length
;
448 length
-= this_length
;
455 __copy_from_user_swizzled(char *gpu_vaddr
, int gpu_offset
,
456 const char __user
*cpu_vaddr
,
459 int ret
, cpu_offset
= 0;
462 int cacheline_end
= ALIGN(gpu_offset
+ 1, 64);
463 int this_length
= min(cacheline_end
- gpu_offset
, length
);
464 int swizzled_gpu_offset
= gpu_offset
^ 64;
466 ret
= __copy_from_user(gpu_vaddr
+ swizzled_gpu_offset
,
467 cpu_vaddr
+ cpu_offset
,
472 cpu_offset
+= this_length
;
473 gpu_offset
+= this_length
;
474 length
-= this_length
;
481 * Pins the specified object's pages and synchronizes the object with
482 * GPU accesses. Sets needs_clflush to non-zero if the caller should
483 * flush the object from the CPU cache.
485 int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object
*obj
,
495 if (!(obj
->base
.read_domains
& I915_GEM_DOMAIN_CPU
)) {
496 /* If we're not in the cpu read domain, set ourself into the gtt
497 * read domain and manually flush cachelines (if required). This
498 * optimizes for the case when the gpu will dirty the data
499 * anyway again before the next pread happens. */
500 *needs_clflush
= !cpu_cache_is_coherent(obj
->base
.dev
,
502 ret
= i915_gem_object_wait_rendering(obj
, true);
507 ret
= i915_gem_object_get_pages(obj
);
511 i915_gem_object_pin_pages(obj
);
516 /* Per-page copy function for the shmem pread fastpath.
517 * Flushes invalid cachelines before reading the target if
518 * needs_clflush is set. */
520 shmem_pread_fast(struct page
*page
, int shmem_page_offset
, int page_length
,
521 char __user
*user_data
,
522 bool page_do_bit17_swizzling
, bool needs_clflush
)
527 if (unlikely(page_do_bit17_swizzling
))
530 vaddr
= kmap_atomic(page
);
532 drm_clflush_virt_range(vaddr
+ shmem_page_offset
,
534 ret
= __copy_to_user_inatomic(user_data
,
535 vaddr
+ shmem_page_offset
,
537 kunmap_atomic(vaddr
);
539 return ret
? -EFAULT
: 0;
543 shmem_clflush_swizzled_range(char *addr
, unsigned long length
,
546 if (unlikely(swizzled
)) {
547 unsigned long start
= (unsigned long) addr
;
548 unsigned long end
= (unsigned long) addr
+ length
;
550 /* For swizzling simply ensure that we always flush both
551 * channels. Lame, but simple and it works. Swizzled
552 * pwrite/pread is far from a hotpath - current userspace
553 * doesn't use it at all. */
554 start
= round_down(start
, 128);
555 end
= round_up(end
, 128);
557 drm_clflush_virt_range((void *)start
, end
- start
);
559 drm_clflush_virt_range(addr
, length
);
564 /* Only difference to the fast-path function is that this can handle bit17
565 * and uses non-atomic copy and kmap functions. */
567 shmem_pread_slow(struct page
*page
, int shmem_page_offset
, int page_length
,
568 char __user
*user_data
,
569 bool page_do_bit17_swizzling
, bool needs_clflush
)
576 shmem_clflush_swizzled_range(vaddr
+ shmem_page_offset
,
578 page_do_bit17_swizzling
);
580 if (page_do_bit17_swizzling
)
581 ret
= __copy_to_user_swizzled(user_data
,
582 vaddr
, shmem_page_offset
,
585 ret
= __copy_to_user(user_data
,
586 vaddr
+ shmem_page_offset
,
590 return ret
? - EFAULT
: 0;
594 i915_gem_shmem_pread(struct drm_device
*dev
,
595 struct drm_i915_gem_object
*obj
,
596 struct drm_i915_gem_pread
*args
,
597 struct drm_file
*file
)
599 char __user
*user_data
;
602 int shmem_page_offset
, page_length
, ret
= 0;
603 int obj_do_bit17_swizzling
, page_do_bit17_swizzling
;
605 int needs_clflush
= 0;
606 struct sg_page_iter sg_iter
;
608 user_data
= to_user_ptr(args
->data_ptr
);
611 obj_do_bit17_swizzling
= i915_gem_object_needs_bit17_swizzle(obj
);
613 ret
= i915_gem_obj_prepare_shmem_read(obj
, &needs_clflush
);
617 offset
= args
->offset
;
619 for_each_sg_page(obj
->pages
->sgl
, &sg_iter
, obj
->pages
->nents
,
620 offset
>> PAGE_SHIFT
) {
621 struct page
*page
= sg_page_iter_page(&sg_iter
);
626 /* Operation in this page
628 * shmem_page_offset = offset within page in shmem file
629 * page_length = bytes to copy for this page
631 shmem_page_offset
= offset_in_page(offset
);
632 page_length
= remain
;
633 if ((shmem_page_offset
+ page_length
) > PAGE_SIZE
)
634 page_length
= PAGE_SIZE
- shmem_page_offset
;
636 page_do_bit17_swizzling
= obj_do_bit17_swizzling
&&
637 (page_to_phys(page
) & (1 << 17)) != 0;
639 ret
= shmem_pread_fast(page
, shmem_page_offset
, page_length
,
640 user_data
, page_do_bit17_swizzling
,
645 mutex_unlock(&dev
->struct_mutex
);
647 if (likely(!i915
.prefault_disable
) && !prefaulted
) {
648 ret
= fault_in_multipages_writeable(user_data
, remain
);
649 /* Userspace is tricking us, but we've already clobbered
650 * its pages with the prefault and promised to write the
651 * data up to the first fault. Hence ignore any errors
652 * and just continue. */
657 ret
= shmem_pread_slow(page
, shmem_page_offset
, page_length
,
658 user_data
, page_do_bit17_swizzling
,
661 mutex_lock(&dev
->struct_mutex
);
667 remain
-= page_length
;
668 user_data
+= page_length
;
669 offset
+= page_length
;
673 i915_gem_object_unpin_pages(obj
);
679 * Reads data from the object referenced by handle.
681 * On error, the contents of *data are undefined.
684 i915_gem_pread_ioctl(struct drm_device
*dev
, void *data
,
685 struct drm_file
*file
)
687 struct drm_i915_gem_pread
*args
= data
;
688 struct drm_i915_gem_object
*obj
;
694 if (!access_ok(VERIFY_WRITE
,
695 to_user_ptr(args
->data_ptr
),
699 ret
= i915_mutex_lock_interruptible(dev
);
703 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, args
->handle
));
704 if (&obj
->base
== NULL
) {
709 /* Bounds check source. */
710 if (args
->offset
> obj
->base
.size
||
711 args
->size
> obj
->base
.size
- args
->offset
) {
716 /* prime objects have no backing filp to GEM pread/pwrite
719 if (!obj
->base
.filp
) {
724 trace_i915_gem_object_pread(obj
, args
->offset
, args
->size
);
726 ret
= i915_gem_shmem_pread(dev
, obj
, args
, file
);
729 drm_gem_object_unreference(&obj
->base
);
731 mutex_unlock(&dev
->struct_mutex
);
735 /* This is the fast write path which cannot handle
736 * page faults in the source data
740 fast_user_write(struct io_mapping
*mapping
,
741 loff_t page_base
, int page_offset
,
742 char __user
*user_data
,
745 void __iomem
*vaddr_atomic
;
747 unsigned long unwritten
;
749 vaddr_atomic
= io_mapping_map_atomic_wc(mapping
, page_base
);
750 /* We can use the cpu mem copy function because this is X86. */
751 vaddr
= (void __force
*)vaddr_atomic
+ page_offset
;
752 unwritten
= __copy_from_user_inatomic_nocache(vaddr
,
754 io_mapping_unmap_atomic(vaddr_atomic
);
759 * This is the fast pwrite path, where we copy the data directly from the
760 * user into the GTT, uncached.
763 i915_gem_gtt_pwrite_fast(struct drm_device
*dev
,
764 struct drm_i915_gem_object
*obj
,
765 struct drm_i915_gem_pwrite
*args
,
766 struct drm_file
*file
)
768 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
770 loff_t offset
, page_base
;
771 char __user
*user_data
;
772 int page_offset
, page_length
, ret
;
774 ret
= i915_gem_obj_ggtt_pin(obj
, 0, PIN_MAPPABLE
| PIN_NONBLOCK
);
778 ret
= i915_gem_object_set_to_gtt_domain(obj
, true);
782 ret
= i915_gem_object_put_fence(obj
);
786 user_data
= to_user_ptr(args
->data_ptr
);
789 offset
= i915_gem_obj_ggtt_offset(obj
) + args
->offset
;
791 intel_fb_obj_invalidate(obj
, ORIGIN_GTT
);
794 /* Operation in this page
796 * page_base = page offset within aperture
797 * page_offset = offset within page
798 * page_length = bytes to copy for this page
800 page_base
= offset
& PAGE_MASK
;
801 page_offset
= offset_in_page(offset
);
802 page_length
= remain
;
803 if ((page_offset
+ remain
) > PAGE_SIZE
)
804 page_length
= PAGE_SIZE
- page_offset
;
806 /* If we get a fault while copying data, then (presumably) our
807 * source page isn't available. Return the error and we'll
808 * retry in the slow path.
810 if (fast_user_write(dev_priv
->gtt
.mappable
, page_base
,
811 page_offset
, user_data
, page_length
)) {
816 remain
-= page_length
;
817 user_data
+= page_length
;
818 offset
+= page_length
;
822 intel_fb_obj_flush(obj
, false, ORIGIN_GTT
);
824 i915_gem_object_ggtt_unpin(obj
);
829 /* Per-page copy function for the shmem pwrite fastpath.
830 * Flushes invalid cachelines before writing to the target if
831 * needs_clflush_before is set and flushes out any written cachelines after
832 * writing if needs_clflush is set. */
834 shmem_pwrite_fast(struct page
*page
, int shmem_page_offset
, int page_length
,
835 char __user
*user_data
,
836 bool page_do_bit17_swizzling
,
837 bool needs_clflush_before
,
838 bool needs_clflush_after
)
843 if (unlikely(page_do_bit17_swizzling
))
846 vaddr
= kmap_atomic(page
);
847 if (needs_clflush_before
)
848 drm_clflush_virt_range(vaddr
+ shmem_page_offset
,
850 ret
= __copy_from_user_inatomic(vaddr
+ shmem_page_offset
,
851 user_data
, page_length
);
852 if (needs_clflush_after
)
853 drm_clflush_virt_range(vaddr
+ shmem_page_offset
,
855 kunmap_atomic(vaddr
);
857 return ret
? -EFAULT
: 0;
860 /* Only difference to the fast-path function is that this can handle bit17
861 * and uses non-atomic copy and kmap functions. */
863 shmem_pwrite_slow(struct page
*page
, int shmem_page_offset
, int page_length
,
864 char __user
*user_data
,
865 bool page_do_bit17_swizzling
,
866 bool needs_clflush_before
,
867 bool needs_clflush_after
)
873 if (unlikely(needs_clflush_before
|| page_do_bit17_swizzling
))
874 shmem_clflush_swizzled_range(vaddr
+ shmem_page_offset
,
876 page_do_bit17_swizzling
);
877 if (page_do_bit17_swizzling
)
878 ret
= __copy_from_user_swizzled(vaddr
, shmem_page_offset
,
882 ret
= __copy_from_user(vaddr
+ shmem_page_offset
,
885 if (needs_clflush_after
)
886 shmem_clflush_swizzled_range(vaddr
+ shmem_page_offset
,
888 page_do_bit17_swizzling
);
891 return ret
? -EFAULT
: 0;
895 i915_gem_shmem_pwrite(struct drm_device
*dev
,
896 struct drm_i915_gem_object
*obj
,
897 struct drm_i915_gem_pwrite
*args
,
898 struct drm_file
*file
)
902 char __user
*user_data
;
903 int shmem_page_offset
, page_length
, ret
= 0;
904 int obj_do_bit17_swizzling
, page_do_bit17_swizzling
;
905 int hit_slowpath
= 0;
906 int needs_clflush_after
= 0;
907 int needs_clflush_before
= 0;
908 struct sg_page_iter sg_iter
;
910 user_data
= to_user_ptr(args
->data_ptr
);
913 obj_do_bit17_swizzling
= i915_gem_object_needs_bit17_swizzle(obj
);
915 if (obj
->base
.write_domain
!= I915_GEM_DOMAIN_CPU
) {
916 /* If we're not in the cpu write domain, set ourself into the gtt
917 * write domain and manually flush cachelines (if required). This
918 * optimizes for the case when the gpu will use the data
919 * right away and we therefore have to clflush anyway. */
920 needs_clflush_after
= cpu_write_needs_clflush(obj
);
921 ret
= i915_gem_object_wait_rendering(obj
, false);
925 /* Same trick applies to invalidate partially written cachelines read
927 if ((obj
->base
.read_domains
& I915_GEM_DOMAIN_CPU
) == 0)
928 needs_clflush_before
=
929 !cpu_cache_is_coherent(dev
, obj
->cache_level
);
931 ret
= i915_gem_object_get_pages(obj
);
935 intel_fb_obj_invalidate(obj
, ORIGIN_CPU
);
937 i915_gem_object_pin_pages(obj
);
939 offset
= args
->offset
;
942 for_each_sg_page(obj
->pages
->sgl
, &sg_iter
, obj
->pages
->nents
,
943 offset
>> PAGE_SHIFT
) {
944 struct page
*page
= sg_page_iter_page(&sg_iter
);
945 int partial_cacheline_write
;
950 /* Operation in this page
952 * shmem_page_offset = offset within page in shmem file
953 * page_length = bytes to copy for this page
955 shmem_page_offset
= offset_in_page(offset
);
957 page_length
= remain
;
958 if ((shmem_page_offset
+ page_length
) > PAGE_SIZE
)
959 page_length
= PAGE_SIZE
- shmem_page_offset
;
961 /* If we don't overwrite a cacheline completely we need to be
962 * careful to have up-to-date data by first clflushing. Don't
963 * overcomplicate things and flush the entire patch. */
964 partial_cacheline_write
= needs_clflush_before
&&
965 ((shmem_page_offset
| page_length
)
966 & (boot_cpu_data
.x86_clflush_size
- 1));
968 page_do_bit17_swizzling
= obj_do_bit17_swizzling
&&
969 (page_to_phys(page
) & (1 << 17)) != 0;
971 ret
= shmem_pwrite_fast(page
, shmem_page_offset
, page_length
,
972 user_data
, page_do_bit17_swizzling
,
973 partial_cacheline_write
,
974 needs_clflush_after
);
979 mutex_unlock(&dev
->struct_mutex
);
980 ret
= shmem_pwrite_slow(page
, shmem_page_offset
, page_length
,
981 user_data
, page_do_bit17_swizzling
,
982 partial_cacheline_write
,
983 needs_clflush_after
);
985 mutex_lock(&dev
->struct_mutex
);
991 remain
-= page_length
;
992 user_data
+= page_length
;
993 offset
+= page_length
;
997 i915_gem_object_unpin_pages(obj
);
1001 * Fixup: Flush cpu caches in case we didn't flush the dirty
1002 * cachelines in-line while writing and the object moved
1003 * out of the cpu write domain while we've dropped the lock.
1005 if (!needs_clflush_after
&&
1006 obj
->base
.write_domain
!= I915_GEM_DOMAIN_CPU
) {
1007 if (i915_gem_clflush_object(obj
, obj
->pin_display
))
1008 needs_clflush_after
= true;
1012 if (needs_clflush_after
)
1013 i915_gem_chipset_flush(dev
);
1015 obj
->cache_dirty
= true;
1017 intel_fb_obj_flush(obj
, false, ORIGIN_CPU
);
1022 * Writes data to the object referenced by handle.
1024 * On error, the contents of the buffer that were to be modified are undefined.
1027 i915_gem_pwrite_ioctl(struct drm_device
*dev
, void *data
,
1028 struct drm_file
*file
)
1030 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1031 struct drm_i915_gem_pwrite
*args
= data
;
1032 struct drm_i915_gem_object
*obj
;
1035 if (args
->size
== 0)
1038 if (!access_ok(VERIFY_READ
,
1039 to_user_ptr(args
->data_ptr
),
1043 if (likely(!i915
.prefault_disable
)) {
1044 ret
= fault_in_multipages_readable(to_user_ptr(args
->data_ptr
),
1050 intel_runtime_pm_get(dev_priv
);
1052 ret
= i915_mutex_lock_interruptible(dev
);
1056 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, args
->handle
));
1057 if (&obj
->base
== NULL
) {
1062 /* Bounds check destination. */
1063 if (args
->offset
> obj
->base
.size
||
1064 args
->size
> obj
->base
.size
- args
->offset
) {
1069 /* prime objects have no backing filp to GEM pread/pwrite
1072 if (!obj
->base
.filp
) {
1077 trace_i915_gem_object_pwrite(obj
, args
->offset
, args
->size
);
1080 /* We can only do the GTT pwrite on untiled buffers, as otherwise
1081 * it would end up going through the fenced access, and we'll get
1082 * different detiling behavior between reading and writing.
1083 * pread/pwrite currently are reading and writing from the CPU
1084 * perspective, requiring manual detiling by the client.
1086 if (obj
->tiling_mode
== I915_TILING_NONE
&&
1087 obj
->base
.write_domain
!= I915_GEM_DOMAIN_CPU
&&
1088 cpu_write_needs_clflush(obj
)) {
1089 ret
= i915_gem_gtt_pwrite_fast(dev
, obj
, args
, file
);
1090 /* Note that the gtt paths might fail with non-page-backed user
1091 * pointers (e.g. gtt mappings when moving data between
1092 * textures). Fallback to the shmem path in that case. */
1095 if (ret
== -EFAULT
|| ret
== -ENOSPC
) {
1096 if (obj
->phys_handle
)
1097 ret
= i915_gem_phys_pwrite(obj
, args
, file
);
1099 ret
= i915_gem_shmem_pwrite(dev
, obj
, args
, file
);
1103 drm_gem_object_unreference(&obj
->base
);
1105 mutex_unlock(&dev
->struct_mutex
);
1107 intel_runtime_pm_put(dev_priv
);
1113 i915_gem_check_wedge(struct i915_gpu_error
*error
,
1116 if (i915_reset_in_progress(error
)) {
1117 /* Non-interruptible callers can't handle -EAGAIN, hence return
1118 * -EIO unconditionally for these. */
1122 /* Recovery complete, but the reset failed ... */
1123 if (i915_terminally_wedged(error
))
1127 * Check if GPU Reset is in progress - we need intel_ring_begin
1128 * to work properly to reinit the hw state while the gpu is
1129 * still marked as reset-in-progress. Handle this with a flag.
1131 if (!error
->reload_in_reset
)
1138 static void fake_irq(unsigned long data
)
1140 wake_up_process((struct task_struct
*)data
);
1143 static bool missed_irq(struct drm_i915_private
*dev_priv
,
1144 struct intel_engine_cs
*ring
)
1146 return test_bit(ring
->id
, &dev_priv
->gpu_error
.missed_irq_rings
);
1149 static unsigned long local_clock_us(unsigned *cpu
)
1153 /* Cheaply and approximately convert from nanoseconds to microseconds.
1154 * The result and subsequent calculations are also defined in the same
1155 * approximate microseconds units. The principal source of timing
1156 * error here is from the simple truncation.
1158 * Note that local_clock() is only defined wrt to the current CPU;
1159 * the comparisons are no longer valid if we switch CPUs. Instead of
1160 * blocking preemption for the entire busywait, we can detect the CPU
1161 * switch and use that as indicator of system load and a reason to
1162 * stop busywaiting, see busywait_stop().
1165 t
= local_clock() >> 10;
1171 static bool busywait_stop(unsigned long timeout
, unsigned cpu
)
1175 if (time_after(local_clock_us(&this_cpu
), timeout
))
1178 return this_cpu
!= cpu
;
1181 static int __i915_spin_request(struct drm_i915_gem_request
*req
, int state
)
1183 unsigned long timeout
;
1186 /* When waiting for high frequency requests, e.g. during synchronous
1187 * rendering split between the CPU and GPU, the finite amount of time
1188 * required to set up the irq and wait upon it limits the response
1189 * rate. By busywaiting on the request completion for a short while we
1190 * can service the high frequency waits as quick as possible. However,
1191 * if it is a slow request, we want to sleep as quickly as possible.
1192 * The tradeoff between waiting and sleeping is roughly the time it
1193 * takes to sleep on a request, on the order of a microsecond.
1196 if (req
->ring
->irq_refcount
)
1199 /* Only spin if we know the GPU is processing this request */
1200 if (!i915_gem_request_started(req
, true))
1203 timeout
= local_clock_us(&cpu
) + 5;
1204 while (!need_resched()) {
1205 if (i915_gem_request_completed(req
, true))
1208 if (signal_pending_state(state
, current
))
1211 if (busywait_stop(timeout
, cpu
))
1214 cpu_relax_lowlatency();
1217 if (i915_gem_request_completed(req
, false))
1224 * __i915_wait_request - wait until execution of request has finished
1226 * @reset_counter: reset sequence associated with the given request
1227 * @interruptible: do an interruptible wait (normally yes)
1228 * @timeout: in - how long to wait (NULL forever); out - how much time remaining
1230 * Note: It is of utmost importance that the passed in seqno and reset_counter
1231 * values have been read by the caller in an smp safe manner. Where read-side
1232 * locks are involved, it is sufficient to read the reset_counter before
1233 * unlocking the lock that protects the seqno. For lockless tricks, the
1234 * reset_counter _must_ be read before, and an appropriate smp_rmb must be
1237 * Returns 0 if the request was found within the alloted time. Else returns the
1238 * errno with remaining time filled in timeout argument.
1240 int __i915_wait_request(struct drm_i915_gem_request
*req
,
1241 unsigned reset_counter
,
1244 struct intel_rps_client
*rps
)
1246 struct intel_engine_cs
*ring
= i915_gem_request_get_ring(req
);
1247 struct drm_device
*dev
= ring
->dev
;
1248 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1249 const bool irq_test_in_progress
=
1250 ACCESS_ONCE(dev_priv
->gpu_error
.test_irq_rings
) & intel_ring_flag(ring
);
1251 int state
= interruptible
? TASK_INTERRUPTIBLE
: TASK_UNINTERRUPTIBLE
;
1253 unsigned long timeout_expire
;
1254 s64 before
= 0; /* Only to silence a compiler warning. */
1257 WARN(!intel_irqs_enabled(dev_priv
), "IRQs disabled");
1259 if (list_empty(&req
->list
))
1262 if (i915_gem_request_completed(req
, true))
1267 if (WARN_ON(*timeout
< 0))
1273 timeout_expire
= jiffies
+ nsecs_to_jiffies_timeout(*timeout
);
1276 * Record current time in case interrupted by signal, or wedged.
1278 before
= ktime_get_raw_ns();
1281 if (INTEL_INFO(dev_priv
)->gen
>= 6)
1282 gen6_rps_boost(dev_priv
, rps
, req
->emitted_jiffies
);
1284 trace_i915_gem_request_wait_begin(req
);
1286 /* Optimistic spin for the next jiffie before touching IRQs */
1287 ret
= __i915_spin_request(req
, state
);
1291 if (!irq_test_in_progress
&& WARN_ON(!ring
->irq_get(ring
))) {
1297 struct timer_list timer
;
1299 prepare_to_wait(&ring
->irq_queue
, &wait
, state
);
1301 /* We need to check whether any gpu reset happened in between
1302 * the caller grabbing the seqno and now ... */
1303 if (reset_counter
!= atomic_read(&dev_priv
->gpu_error
.reset_counter
)) {
1304 /* ... but upgrade the -EAGAIN to an -EIO if the gpu
1305 * is truely gone. */
1306 ret
= i915_gem_check_wedge(&dev_priv
->gpu_error
, interruptible
);
1312 if (i915_gem_request_completed(req
, false)) {
1317 if (signal_pending_state(state
, current
)) {
1322 if (timeout
&& time_after_eq(jiffies
, timeout_expire
)) {
1327 timer
.function
= NULL
;
1328 if (timeout
|| missed_irq(dev_priv
, ring
)) {
1329 unsigned long expire
;
1331 setup_timer_on_stack(&timer
, fake_irq
, (unsigned long)current
);
1332 expire
= missed_irq(dev_priv
, ring
) ? jiffies
+ 1 : timeout_expire
;
1333 mod_timer(&timer
, expire
);
1338 if (timer
.function
) {
1339 del_singleshot_timer_sync(&timer
);
1340 destroy_timer_on_stack(&timer
);
1343 if (!irq_test_in_progress
)
1344 ring
->irq_put(ring
);
1346 finish_wait(&ring
->irq_queue
, &wait
);
1349 trace_i915_gem_request_wait_end(req
);
1352 s64 tres
= *timeout
- (ktime_get_raw_ns() - before
);
1354 *timeout
= tres
< 0 ? 0 : tres
;
1357 * Apparently ktime isn't accurate enough and occasionally has a
1358 * bit of mismatch in the jiffies<->nsecs<->ktime loop. So patch
1359 * things up to make the test happy. We allow up to 1 jiffy.
1361 * This is a regrssion from the timespec->ktime conversion.
1363 if (ret
== -ETIME
&& *timeout
< jiffies_to_usecs(1)*1000)
1370 int i915_gem_request_add_to_client(struct drm_i915_gem_request
*req
,
1371 struct drm_file
*file
)
1373 struct drm_i915_private
*dev_private
;
1374 struct drm_i915_file_private
*file_priv
;
1376 WARN_ON(!req
|| !file
|| req
->file_priv
);
1384 dev_private
= req
->ring
->dev
->dev_private
;
1385 file_priv
= file
->driver_priv
;
1387 spin_lock(&file_priv
->mm
.lock
);
1388 req
->file_priv
= file_priv
;
1389 list_add_tail(&req
->client_list
, &file_priv
->mm
.request_list
);
1390 spin_unlock(&file_priv
->mm
.lock
);
1392 req
->pid
= get_pid(task_pid(current
));
1398 i915_gem_request_remove_from_client(struct drm_i915_gem_request
*request
)
1400 struct drm_i915_file_private
*file_priv
= request
->file_priv
;
1405 spin_lock(&file_priv
->mm
.lock
);
1406 list_del(&request
->client_list
);
1407 request
->file_priv
= NULL
;
1408 spin_unlock(&file_priv
->mm
.lock
);
1410 put_pid(request
->pid
);
1411 request
->pid
= NULL
;
1414 static void i915_gem_request_retire(struct drm_i915_gem_request
*request
)
1416 trace_i915_gem_request_retire(request
);
1418 /* We know the GPU must have read the request to have
1419 * sent us the seqno + interrupt, so use the position
1420 * of tail of the request to update the last known position
1423 * Note this requires that we are always called in request
1426 request
->ringbuf
->last_retired_head
= request
->postfix
;
1428 list_del_init(&request
->list
);
1429 i915_gem_request_remove_from_client(request
);
1431 i915_gem_request_unreference(request
);
1435 __i915_gem_request_retire__upto(struct drm_i915_gem_request
*req
)
1437 struct intel_engine_cs
*engine
= req
->ring
;
1438 struct drm_i915_gem_request
*tmp
;
1440 lockdep_assert_held(&engine
->dev
->struct_mutex
);
1442 if (list_empty(&req
->list
))
1446 tmp
= list_first_entry(&engine
->request_list
,
1447 typeof(*tmp
), list
);
1449 i915_gem_request_retire(tmp
);
1450 } while (tmp
!= req
);
1452 WARN_ON(i915_verify_lists(engine
->dev
));
1456 * Waits for a request to be signaled, and cleans up the
1457 * request and object lists appropriately for that event.
1460 i915_wait_request(struct drm_i915_gem_request
*req
)
1462 struct drm_device
*dev
;
1463 struct drm_i915_private
*dev_priv
;
1467 BUG_ON(req
== NULL
);
1469 dev
= req
->ring
->dev
;
1470 dev_priv
= dev
->dev_private
;
1471 interruptible
= dev_priv
->mm
.interruptible
;
1473 BUG_ON(!mutex_is_locked(&dev
->struct_mutex
));
1475 ret
= i915_gem_check_wedge(&dev_priv
->gpu_error
, interruptible
);
1479 ret
= __i915_wait_request(req
,
1480 atomic_read(&dev_priv
->gpu_error
.reset_counter
),
1481 interruptible
, NULL
, NULL
);
1485 __i915_gem_request_retire__upto(req
);
1490 * Ensures that all rendering to the object has completed and the object is
1491 * safe to unbind from the GTT or access from the CPU.
1494 i915_gem_object_wait_rendering(struct drm_i915_gem_object
*obj
,
1503 if (obj
->last_write_req
!= NULL
) {
1504 ret
= i915_wait_request(obj
->last_write_req
);
1508 i
= obj
->last_write_req
->ring
->id
;
1509 if (obj
->last_read_req
[i
] == obj
->last_write_req
)
1510 i915_gem_object_retire__read(obj
, i
);
1512 i915_gem_object_retire__write(obj
);
1515 for (i
= 0; i
< I915_NUM_RINGS
; i
++) {
1516 if (obj
->last_read_req
[i
] == NULL
)
1519 ret
= i915_wait_request(obj
->last_read_req
[i
]);
1523 i915_gem_object_retire__read(obj
, i
);
1525 RQ_BUG_ON(obj
->active
);
1532 i915_gem_object_retire_request(struct drm_i915_gem_object
*obj
,
1533 struct drm_i915_gem_request
*req
)
1535 int ring
= req
->ring
->id
;
1537 if (obj
->last_read_req
[ring
] == req
)
1538 i915_gem_object_retire__read(obj
, ring
);
1539 else if (obj
->last_write_req
== req
)
1540 i915_gem_object_retire__write(obj
);
1542 __i915_gem_request_retire__upto(req
);
1545 /* A nonblocking variant of the above wait. This is a highly dangerous routine
1546 * as the object state may change during this call.
1548 static __must_check
int
1549 i915_gem_object_wait_rendering__nonblocking(struct drm_i915_gem_object
*obj
,
1550 struct intel_rps_client
*rps
,
1553 struct drm_device
*dev
= obj
->base
.dev
;
1554 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1555 struct drm_i915_gem_request
*requests
[I915_NUM_RINGS
];
1556 unsigned reset_counter
;
1559 BUG_ON(!mutex_is_locked(&dev
->struct_mutex
));
1560 BUG_ON(!dev_priv
->mm
.interruptible
);
1565 ret
= i915_gem_check_wedge(&dev_priv
->gpu_error
, true);
1569 reset_counter
= atomic_read(&dev_priv
->gpu_error
.reset_counter
);
1572 struct drm_i915_gem_request
*req
;
1574 req
= obj
->last_write_req
;
1578 requests
[n
++] = i915_gem_request_reference(req
);
1580 for (i
= 0; i
< I915_NUM_RINGS
; i
++) {
1581 struct drm_i915_gem_request
*req
;
1583 req
= obj
->last_read_req
[i
];
1587 requests
[n
++] = i915_gem_request_reference(req
);
1591 mutex_unlock(&dev
->struct_mutex
);
1592 for (i
= 0; ret
== 0 && i
< n
; i
++)
1593 ret
= __i915_wait_request(requests
[i
], reset_counter
, true,
1595 mutex_lock(&dev
->struct_mutex
);
1597 for (i
= 0; i
< n
; i
++) {
1599 i915_gem_object_retire_request(obj
, requests
[i
]);
1600 i915_gem_request_unreference(requests
[i
]);
1606 static struct intel_rps_client
*to_rps_client(struct drm_file
*file
)
1608 struct drm_i915_file_private
*fpriv
= file
->driver_priv
;
1613 * Called when user space prepares to use an object with the CPU, either
1614 * through the mmap ioctl's mapping or a GTT mapping.
1617 i915_gem_set_domain_ioctl(struct drm_device
*dev
, void *data
,
1618 struct drm_file
*file
)
1620 struct drm_i915_gem_set_domain
*args
= data
;
1621 struct drm_i915_gem_object
*obj
;
1622 uint32_t read_domains
= args
->read_domains
;
1623 uint32_t write_domain
= args
->write_domain
;
1626 /* Only handle setting domains to types used by the CPU. */
1627 if (write_domain
& I915_GEM_GPU_DOMAINS
)
1630 if (read_domains
& I915_GEM_GPU_DOMAINS
)
1633 /* Having something in the write domain implies it's in the read
1634 * domain, and only that read domain. Enforce that in the request.
1636 if (write_domain
!= 0 && read_domains
!= write_domain
)
1639 ret
= i915_mutex_lock_interruptible(dev
);
1643 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, args
->handle
));
1644 if (&obj
->base
== NULL
) {
1649 /* Try to flush the object off the GPU without holding the lock.
1650 * We will repeat the flush holding the lock in the normal manner
1651 * to catch cases where we are gazumped.
1653 ret
= i915_gem_object_wait_rendering__nonblocking(obj
,
1654 to_rps_client(file
),
1659 if (read_domains
& I915_GEM_DOMAIN_GTT
)
1660 ret
= i915_gem_object_set_to_gtt_domain(obj
, write_domain
!= 0);
1662 ret
= i915_gem_object_set_to_cpu_domain(obj
, write_domain
!= 0);
1664 if (write_domain
!= 0)
1665 intel_fb_obj_invalidate(obj
,
1666 write_domain
== I915_GEM_DOMAIN_GTT
?
1667 ORIGIN_GTT
: ORIGIN_CPU
);
1670 drm_gem_object_unreference(&obj
->base
);
1672 mutex_unlock(&dev
->struct_mutex
);
1677 * Called when user space has done writes to this buffer
1680 i915_gem_sw_finish_ioctl(struct drm_device
*dev
, void *data
,
1681 struct drm_file
*file
)
1683 struct drm_i915_gem_sw_finish
*args
= data
;
1684 struct drm_i915_gem_object
*obj
;
1687 ret
= i915_mutex_lock_interruptible(dev
);
1691 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, args
->handle
));
1692 if (&obj
->base
== NULL
) {
1697 /* Pinned buffers may be scanout, so flush the cache */
1698 if (obj
->pin_display
)
1699 i915_gem_object_flush_cpu_write_domain(obj
);
1701 drm_gem_object_unreference(&obj
->base
);
1703 mutex_unlock(&dev
->struct_mutex
);
1708 * Maps the contents of an object, returning the address it is mapped
1711 * While the mapping holds a reference on the contents of the object, it doesn't
1712 * imply a ref on the object itself.
1716 * DRM driver writers who look a this function as an example for how to do GEM
1717 * mmap support, please don't implement mmap support like here. The modern way
1718 * to implement DRM mmap support is with an mmap offset ioctl (like
1719 * i915_gem_mmap_gtt) and then using the mmap syscall on the DRM fd directly.
1720 * That way debug tooling like valgrind will understand what's going on, hiding
1721 * the mmap call in a driver private ioctl will break that. The i915 driver only
1722 * does cpu mmaps this way because we didn't know better.
1725 i915_gem_mmap_ioctl(struct drm_device
*dev
, void *data
,
1726 struct drm_file
*file
)
1728 struct drm_i915_gem_mmap
*args
= data
;
1729 struct drm_gem_object
*obj
;
1732 if (args
->flags
& ~(I915_MMAP_WC
))
1735 if (args
->flags
& I915_MMAP_WC
&& !cpu_has_pat
)
1738 obj
= drm_gem_object_lookup(dev
, file
, args
->handle
);
1742 /* prime objects have no backing filp to GEM mmap
1746 drm_gem_object_unreference_unlocked(obj
);
1750 addr
= vm_mmap(obj
->filp
, 0, args
->size
,
1751 PROT_READ
| PROT_WRITE
, MAP_SHARED
,
1753 if (args
->flags
& I915_MMAP_WC
) {
1754 struct mm_struct
*mm
= current
->mm
;
1755 struct vm_area_struct
*vma
;
1757 down_write(&mm
->mmap_sem
);
1758 vma
= find_vma(mm
, addr
);
1761 pgprot_writecombine(vm_get_page_prot(vma
->vm_flags
));
1764 up_write(&mm
->mmap_sem
);
1766 drm_gem_object_unreference_unlocked(obj
);
1767 if (IS_ERR((void *)addr
))
1770 args
->addr_ptr
= (uint64_t) addr
;
1776 * i915_gem_fault - fault a page into the GTT
1777 * @vma: VMA in question
1780 * The fault handler is set up by drm_gem_mmap() when a object is GTT mapped
1781 * from userspace. The fault handler takes care of binding the object to
1782 * the GTT (if needed), allocating and programming a fence register (again,
1783 * only if needed based on whether the old reg is still valid or the object
1784 * is tiled) and inserting a new PTE into the faulting process.
1786 * Note that the faulting process may involve evicting existing objects
1787 * from the GTT and/or fence registers to make room. So performance may
1788 * suffer if the GTT working set is large or there are few fence registers
1791 int i915_gem_fault(struct vm_area_struct
*vma
, struct vm_fault
*vmf
)
1793 struct drm_i915_gem_object
*obj
= to_intel_bo(vma
->vm_private_data
);
1794 struct drm_device
*dev
= obj
->base
.dev
;
1795 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1796 struct i915_ggtt_view view
= i915_ggtt_view_normal
;
1797 pgoff_t page_offset
;
1800 bool write
= !!(vmf
->flags
& FAULT_FLAG_WRITE
);
1802 intel_runtime_pm_get(dev_priv
);
1804 /* We don't use vmf->pgoff since that has the fake offset */
1805 page_offset
= ((unsigned long)vmf
->virtual_address
- vma
->vm_start
) >>
1808 ret
= i915_mutex_lock_interruptible(dev
);
1812 trace_i915_gem_object_fault(obj
, page_offset
, true, write
);
1814 /* Try to flush the object off the GPU first without holding the lock.
1815 * Upon reacquiring the lock, we will perform our sanity checks and then
1816 * repeat the flush holding the lock in the normal manner to catch cases
1817 * where we are gazumped.
1819 ret
= i915_gem_object_wait_rendering__nonblocking(obj
, NULL
, !write
);
1823 /* Access to snoopable pages through the GTT is incoherent. */
1824 if (obj
->cache_level
!= I915_CACHE_NONE
&& !HAS_LLC(dev
)) {
1829 /* Use a partial view if the object is bigger than the aperture. */
1830 if (obj
->base
.size
>= dev_priv
->gtt
.mappable_end
&&
1831 obj
->tiling_mode
== I915_TILING_NONE
) {
1832 static const unsigned int chunk_size
= 256; // 1 MiB
1834 memset(&view
, 0, sizeof(view
));
1835 view
.type
= I915_GGTT_VIEW_PARTIAL
;
1836 view
.params
.partial
.offset
= rounddown(page_offset
, chunk_size
);
1837 view
.params
.partial
.size
=
1840 (vma
->vm_end
- vma
->vm_start
)/PAGE_SIZE
-
1841 view
.params
.partial
.offset
);
1844 /* Now pin it into the GTT if needed */
1845 ret
= i915_gem_object_ggtt_pin(obj
, &view
, 0, PIN_MAPPABLE
);
1849 ret
= i915_gem_object_set_to_gtt_domain(obj
, write
);
1853 ret
= i915_gem_object_get_fence(obj
);
1857 /* Finally, remap it using the new GTT offset */
1858 pfn
= dev_priv
->gtt
.mappable_base
+
1859 i915_gem_obj_ggtt_offset_view(obj
, &view
);
1862 if (unlikely(view
.type
== I915_GGTT_VIEW_PARTIAL
)) {
1863 /* Overriding existing pages in partial view does not cause
1864 * us any trouble as TLBs are still valid because the fault
1865 * is due to userspace losing part of the mapping or never
1866 * having accessed it before (at this partials' range).
1868 unsigned long base
= vma
->vm_start
+
1869 (view
.params
.partial
.offset
<< PAGE_SHIFT
);
1872 for (i
= 0; i
< view
.params
.partial
.size
; i
++) {
1873 ret
= vm_insert_pfn(vma
, base
+ i
* PAGE_SIZE
, pfn
+ i
);
1878 obj
->fault_mappable
= true;
1880 if (!obj
->fault_mappable
) {
1881 unsigned long size
= min_t(unsigned long,
1882 vma
->vm_end
- vma
->vm_start
,
1886 for (i
= 0; i
< size
>> PAGE_SHIFT
; i
++) {
1887 ret
= vm_insert_pfn(vma
,
1888 (unsigned long)vma
->vm_start
+ i
* PAGE_SIZE
,
1894 obj
->fault_mappable
= true;
1896 ret
= vm_insert_pfn(vma
,
1897 (unsigned long)vmf
->virtual_address
,
1901 i915_gem_object_ggtt_unpin_view(obj
, &view
);
1903 mutex_unlock(&dev
->struct_mutex
);
1908 * We eat errors when the gpu is terminally wedged to avoid
1909 * userspace unduly crashing (gl has no provisions for mmaps to
1910 * fail). But any other -EIO isn't ours (e.g. swap in failure)
1911 * and so needs to be reported.
1913 if (!i915_terminally_wedged(&dev_priv
->gpu_error
)) {
1914 ret
= VM_FAULT_SIGBUS
;
1919 * EAGAIN means the gpu is hung and we'll wait for the error
1920 * handler to reset everything when re-faulting in
1921 * i915_mutex_lock_interruptible.
1928 * EBUSY is ok: this just means that another thread
1929 * already did the job.
1931 ret
= VM_FAULT_NOPAGE
;
1938 ret
= VM_FAULT_SIGBUS
;
1941 WARN_ONCE(ret
, "unhandled error in i915_gem_fault: %i\n", ret
);
1942 ret
= VM_FAULT_SIGBUS
;
1946 intel_runtime_pm_put(dev_priv
);
1951 * i915_gem_release_mmap - remove physical page mappings
1952 * @obj: obj in question
1954 * Preserve the reservation of the mmapping with the DRM core code, but
1955 * relinquish ownership of the pages back to the system.
1957 * It is vital that we remove the page mapping if we have mapped a tiled
1958 * object through the GTT and then lose the fence register due to
1959 * resource pressure. Similarly if the object has been moved out of the
1960 * aperture, than pages mapped into userspace must be revoked. Removing the
1961 * mapping will then trigger a page fault on the next user access, allowing
1962 * fixup by i915_gem_fault().
1965 i915_gem_release_mmap(struct drm_i915_gem_object
*obj
)
1967 if (!obj
->fault_mappable
)
1970 drm_vma_node_unmap(&obj
->base
.vma_node
,
1971 obj
->base
.dev
->anon_inode
->i_mapping
);
1972 obj
->fault_mappable
= false;
1976 i915_gem_release_all_mmaps(struct drm_i915_private
*dev_priv
)
1978 struct drm_i915_gem_object
*obj
;
1980 list_for_each_entry(obj
, &dev_priv
->mm
.bound_list
, global_list
)
1981 i915_gem_release_mmap(obj
);
1985 i915_gem_get_gtt_size(struct drm_device
*dev
, uint32_t size
, int tiling_mode
)
1989 if (INTEL_INFO(dev
)->gen
>= 4 ||
1990 tiling_mode
== I915_TILING_NONE
)
1993 /* Previous chips need a power-of-two fence region when tiling */
1994 if (INTEL_INFO(dev
)->gen
== 3)
1995 gtt_size
= 1024*1024;
1997 gtt_size
= 512*1024;
1999 while (gtt_size
< size
)
2006 * i915_gem_get_gtt_alignment - return required GTT alignment for an object
2007 * @obj: object to check
2009 * Return the required GTT alignment for an object, taking into account
2010 * potential fence register mapping.
2013 i915_gem_get_gtt_alignment(struct drm_device
*dev
, uint32_t size
,
2014 int tiling_mode
, bool fenced
)
2017 * Minimum alignment is 4k (GTT page size), but might be greater
2018 * if a fence register is needed for the object.
2020 if (INTEL_INFO(dev
)->gen
>= 4 || (!fenced
&& IS_G33(dev
)) ||
2021 tiling_mode
== I915_TILING_NONE
)
2025 * Previous chips need to be aligned to the size of the smallest
2026 * fence register that can contain the object.
2028 return i915_gem_get_gtt_size(dev
, size
, tiling_mode
);
2031 static int i915_gem_object_create_mmap_offset(struct drm_i915_gem_object
*obj
)
2033 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
2036 if (drm_vma_node_has_offset(&obj
->base
.vma_node
))
2039 dev_priv
->mm
.shrinker_no_lock_stealing
= true;
2041 ret
= drm_gem_create_mmap_offset(&obj
->base
);
2045 /* Badly fragmented mmap space? The only way we can recover
2046 * space is by destroying unwanted objects. We can't randomly release
2047 * mmap_offsets as userspace expects them to be persistent for the
2048 * lifetime of the objects. The closest we can is to release the
2049 * offsets on purgeable objects by truncating it and marking it purged,
2050 * which prevents userspace from ever using that object again.
2052 i915_gem_shrink(dev_priv
,
2053 obj
->base
.size
>> PAGE_SHIFT
,
2055 I915_SHRINK_UNBOUND
|
2056 I915_SHRINK_PURGEABLE
);
2057 ret
= drm_gem_create_mmap_offset(&obj
->base
);
2061 i915_gem_shrink_all(dev_priv
);
2062 ret
= drm_gem_create_mmap_offset(&obj
->base
);
2064 dev_priv
->mm
.shrinker_no_lock_stealing
= false;
2069 static void i915_gem_object_free_mmap_offset(struct drm_i915_gem_object
*obj
)
2071 drm_gem_free_mmap_offset(&obj
->base
);
2075 i915_gem_mmap_gtt(struct drm_file
*file
,
2076 struct drm_device
*dev
,
2080 struct drm_i915_gem_object
*obj
;
2083 ret
= i915_mutex_lock_interruptible(dev
);
2087 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, handle
));
2088 if (&obj
->base
== NULL
) {
2093 if (obj
->madv
!= I915_MADV_WILLNEED
) {
2094 DRM_DEBUG("Attempting to mmap a purgeable buffer\n");
2099 ret
= i915_gem_object_create_mmap_offset(obj
);
2103 *offset
= drm_vma_node_offset_addr(&obj
->base
.vma_node
);
2106 drm_gem_object_unreference(&obj
->base
);
2108 mutex_unlock(&dev
->struct_mutex
);
2113 * i915_gem_mmap_gtt_ioctl - prepare an object for GTT mmap'ing
2115 * @data: GTT mapping ioctl data
2116 * @file: GEM object info
2118 * Simply returns the fake offset to userspace so it can mmap it.
2119 * The mmap call will end up in drm_gem_mmap(), which will set things
2120 * up so we can get faults in the handler above.
2122 * The fault handler will take care of binding the object into the GTT
2123 * (since it may have been evicted to make room for something), allocating
2124 * a fence register, and mapping the appropriate aperture address into
2128 i915_gem_mmap_gtt_ioctl(struct drm_device
*dev
, void *data
,
2129 struct drm_file
*file
)
2131 struct drm_i915_gem_mmap_gtt
*args
= data
;
2133 return i915_gem_mmap_gtt(file
, dev
, args
->handle
, &args
->offset
);
2136 /* Immediately discard the backing storage */
2138 i915_gem_object_truncate(struct drm_i915_gem_object
*obj
)
2140 i915_gem_object_free_mmap_offset(obj
);
2142 if (obj
->base
.filp
== NULL
)
2145 /* Our goal here is to return as much of the memory as
2146 * is possible back to the system as we are called from OOM.
2147 * To do this we must instruct the shmfs to drop all of its
2148 * backing pages, *now*.
2150 shmem_truncate_range(file_inode(obj
->base
.filp
), 0, (loff_t
)-1);
2151 obj
->madv
= __I915_MADV_PURGED
;
2154 /* Try to discard unwanted pages */
2156 i915_gem_object_invalidate(struct drm_i915_gem_object
*obj
)
2158 struct address_space
*mapping
;
2160 switch (obj
->madv
) {
2161 case I915_MADV_DONTNEED
:
2162 i915_gem_object_truncate(obj
);
2163 case __I915_MADV_PURGED
:
2167 if (obj
->base
.filp
== NULL
)
2170 mapping
= file_inode(obj
->base
.filp
)->i_mapping
,
2171 invalidate_mapping_pages(mapping
, 0, (loff_t
)-1);
2175 i915_gem_object_put_pages_gtt(struct drm_i915_gem_object
*obj
)
2177 struct sg_page_iter sg_iter
;
2180 BUG_ON(obj
->madv
== __I915_MADV_PURGED
);
2182 ret
= i915_gem_object_set_to_cpu_domain(obj
, true);
2184 /* In the event of a disaster, abandon all caches and
2185 * hope for the best.
2187 WARN_ON(ret
!= -EIO
);
2188 i915_gem_clflush_object(obj
, true);
2189 obj
->base
.read_domains
= obj
->base
.write_domain
= I915_GEM_DOMAIN_CPU
;
2192 i915_gem_gtt_finish_object(obj
);
2194 if (i915_gem_object_needs_bit17_swizzle(obj
))
2195 i915_gem_object_save_bit_17_swizzle(obj
);
2197 if (obj
->madv
== I915_MADV_DONTNEED
)
2200 for_each_sg_page(obj
->pages
->sgl
, &sg_iter
, obj
->pages
->nents
, 0) {
2201 struct page
*page
= sg_page_iter_page(&sg_iter
);
2204 set_page_dirty(page
);
2206 if (obj
->madv
== I915_MADV_WILLNEED
)
2207 mark_page_accessed(page
);
2209 page_cache_release(page
);
2213 sg_free_table(obj
->pages
);
2218 i915_gem_object_put_pages(struct drm_i915_gem_object
*obj
)
2220 const struct drm_i915_gem_object_ops
*ops
= obj
->ops
;
2222 if (obj
->pages
== NULL
)
2225 if (obj
->pages_pin_count
)
2228 BUG_ON(i915_gem_obj_bound_any(obj
));
2230 /* ->put_pages might need to allocate memory for the bit17 swizzle
2231 * array, hence protect them from being reaped by removing them from gtt
2233 list_del(&obj
->global_list
);
2235 ops
->put_pages(obj
);
2238 i915_gem_object_invalidate(obj
);
2244 i915_gem_object_get_pages_gtt(struct drm_i915_gem_object
*obj
)
2246 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
2248 struct address_space
*mapping
;
2249 struct sg_table
*st
;
2250 struct scatterlist
*sg
;
2251 struct sg_page_iter sg_iter
;
2253 unsigned long last_pfn
= 0; /* suppress gcc warning */
2257 /* Assert that the object is not currently in any GPU domain. As it
2258 * wasn't in the GTT, there shouldn't be any way it could have been in
2261 BUG_ON(obj
->base
.read_domains
& I915_GEM_GPU_DOMAINS
);
2262 BUG_ON(obj
->base
.write_domain
& I915_GEM_GPU_DOMAINS
);
2264 st
= kmalloc(sizeof(*st
), GFP_KERNEL
);
2268 page_count
= obj
->base
.size
/ PAGE_SIZE
;
2269 if (sg_alloc_table(st
, page_count
, GFP_KERNEL
)) {
2274 /* Get the list of pages out of our struct file. They'll be pinned
2275 * at this point until we release them.
2277 * Fail silently without starting the shrinker
2279 mapping
= file_inode(obj
->base
.filp
)->i_mapping
;
2280 gfp
= mapping_gfp_constraint(mapping
, ~(__GFP_IO
| __GFP_RECLAIM
));
2281 gfp
|= __GFP_NORETRY
| __GFP_NOWARN
;
2284 for (i
= 0; i
< page_count
; i
++) {
2285 page
= shmem_read_mapping_page_gfp(mapping
, i
, gfp
);
2287 i915_gem_shrink(dev_priv
,
2290 I915_SHRINK_UNBOUND
|
2291 I915_SHRINK_PURGEABLE
);
2292 page
= shmem_read_mapping_page_gfp(mapping
, i
, gfp
);
2295 /* We've tried hard to allocate the memory by reaping
2296 * our own buffer, now let the real VM do its job and
2297 * go down in flames if truly OOM.
2299 i915_gem_shrink_all(dev_priv
);
2300 page
= shmem_read_mapping_page(mapping
, i
);
2302 ret
= PTR_ERR(page
);
2306 #ifdef CONFIG_SWIOTLB
2307 if (swiotlb_nr_tbl()) {
2309 sg_set_page(sg
, page
, PAGE_SIZE
, 0);
2314 if (!i
|| page_to_pfn(page
) != last_pfn
+ 1) {
2318 sg_set_page(sg
, page
, PAGE_SIZE
, 0);
2320 sg
->length
+= PAGE_SIZE
;
2322 last_pfn
= page_to_pfn(page
);
2324 /* Check that the i965g/gm workaround works. */
2325 WARN_ON((gfp
& __GFP_DMA32
) && (last_pfn
>= 0x00100000UL
));
2327 #ifdef CONFIG_SWIOTLB
2328 if (!swiotlb_nr_tbl())
2333 ret
= i915_gem_gtt_prepare_object(obj
);
2337 if (i915_gem_object_needs_bit17_swizzle(obj
))
2338 i915_gem_object_do_bit_17_swizzle(obj
);
2340 if (obj
->tiling_mode
!= I915_TILING_NONE
&&
2341 dev_priv
->quirks
& QUIRK_PIN_SWIZZLED_PAGES
)
2342 i915_gem_object_pin_pages(obj
);
2348 for_each_sg_page(st
->sgl
, &sg_iter
, st
->nents
, 0)
2349 page_cache_release(sg_page_iter_page(&sg_iter
));
2353 /* shmemfs first checks if there is enough memory to allocate the page
2354 * and reports ENOSPC should there be insufficient, along with the usual
2355 * ENOMEM for a genuine allocation failure.
2357 * We use ENOSPC in our driver to mean that we have run out of aperture
2358 * space and so want to translate the error from shmemfs back to our
2359 * usual understanding of ENOMEM.
2367 /* Ensure that the associated pages are gathered from the backing storage
2368 * and pinned into our object. i915_gem_object_get_pages() may be called
2369 * multiple times before they are released by a single call to
2370 * i915_gem_object_put_pages() - once the pages are no longer referenced
2371 * either as a result of memory pressure (reaping pages under the shrinker)
2372 * or as the object is itself released.
2375 i915_gem_object_get_pages(struct drm_i915_gem_object
*obj
)
2377 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
2378 const struct drm_i915_gem_object_ops
*ops
= obj
->ops
;
2384 if (obj
->madv
!= I915_MADV_WILLNEED
) {
2385 DRM_DEBUG("Attempting to obtain a purgeable object\n");
2389 BUG_ON(obj
->pages_pin_count
);
2391 ret
= ops
->get_pages(obj
);
2395 list_add_tail(&obj
->global_list
, &dev_priv
->mm
.unbound_list
);
2397 obj
->get_page
.sg
= obj
->pages
->sgl
;
2398 obj
->get_page
.last
= 0;
2403 void i915_vma_move_to_active(struct i915_vma
*vma
,
2404 struct drm_i915_gem_request
*req
)
2406 struct drm_i915_gem_object
*obj
= vma
->obj
;
2407 struct intel_engine_cs
*ring
;
2409 ring
= i915_gem_request_get_ring(req
);
2411 /* Add a reference if we're newly entering the active list. */
2412 if (obj
->active
== 0)
2413 drm_gem_object_reference(&obj
->base
);
2414 obj
->active
|= intel_ring_flag(ring
);
2416 list_move_tail(&obj
->ring_list
[ring
->id
], &ring
->active_list
);
2417 i915_gem_request_assign(&obj
->last_read_req
[ring
->id
], req
);
2419 list_move_tail(&vma
->mm_list
, &vma
->vm
->active_list
);
2423 i915_gem_object_retire__write(struct drm_i915_gem_object
*obj
)
2425 RQ_BUG_ON(obj
->last_write_req
== NULL
);
2426 RQ_BUG_ON(!(obj
->active
& intel_ring_flag(obj
->last_write_req
->ring
)));
2428 i915_gem_request_assign(&obj
->last_write_req
, NULL
);
2429 intel_fb_obj_flush(obj
, true, ORIGIN_CS
);
2433 i915_gem_object_retire__read(struct drm_i915_gem_object
*obj
, int ring
)
2435 struct i915_vma
*vma
;
2437 RQ_BUG_ON(obj
->last_read_req
[ring
] == NULL
);
2438 RQ_BUG_ON(!(obj
->active
& (1 << ring
)));
2440 list_del_init(&obj
->ring_list
[ring
]);
2441 i915_gem_request_assign(&obj
->last_read_req
[ring
], NULL
);
2443 if (obj
->last_write_req
&& obj
->last_write_req
->ring
->id
== ring
)
2444 i915_gem_object_retire__write(obj
);
2446 obj
->active
&= ~(1 << ring
);
2450 /* Bump our place on the bound list to keep it roughly in LRU order
2451 * so that we don't steal from recently used but inactive objects
2452 * (unless we are forced to ofc!)
2454 list_move_tail(&obj
->global_list
,
2455 &to_i915(obj
->base
.dev
)->mm
.bound_list
);
2457 list_for_each_entry(vma
, &obj
->vma_list
, vma_link
) {
2458 if (!list_empty(&vma
->mm_list
))
2459 list_move_tail(&vma
->mm_list
, &vma
->vm
->inactive_list
);
2462 i915_gem_request_assign(&obj
->last_fenced_req
, NULL
);
2463 drm_gem_object_unreference(&obj
->base
);
2467 i915_gem_init_seqno(struct drm_device
*dev
, u32 seqno
)
2469 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2470 struct intel_engine_cs
*ring
;
2473 /* Carefully retire all requests without writing to the rings */
2474 for_each_ring(ring
, dev_priv
, i
) {
2475 ret
= intel_ring_idle(ring
);
2479 i915_gem_retire_requests(dev
);
2481 /* Finally reset hw state */
2482 for_each_ring(ring
, dev_priv
, i
) {
2483 intel_ring_init_seqno(ring
, seqno
);
2485 for (j
= 0; j
< ARRAY_SIZE(ring
->semaphore
.sync_seqno
); j
++)
2486 ring
->semaphore
.sync_seqno
[j
] = 0;
2492 int i915_gem_set_seqno(struct drm_device
*dev
, u32 seqno
)
2494 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2500 /* HWS page needs to be set less than what we
2501 * will inject to ring
2503 ret
= i915_gem_init_seqno(dev
, seqno
- 1);
2507 /* Carefully set the last_seqno value so that wrap
2508 * detection still works
2510 dev_priv
->next_seqno
= seqno
;
2511 dev_priv
->last_seqno
= seqno
- 1;
2512 if (dev_priv
->last_seqno
== 0)
2513 dev_priv
->last_seqno
--;
2519 i915_gem_get_seqno(struct drm_device
*dev
, u32
*seqno
)
2521 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2523 /* reserve 0 for non-seqno */
2524 if (dev_priv
->next_seqno
== 0) {
2525 int ret
= i915_gem_init_seqno(dev
, 0);
2529 dev_priv
->next_seqno
= 1;
2532 *seqno
= dev_priv
->last_seqno
= dev_priv
->next_seqno
++;
2537 * NB: This function is not allowed to fail. Doing so would mean the the
2538 * request is not being tracked for completion but the work itself is
2539 * going to happen on the hardware. This would be a Bad Thing(tm).
2541 void __i915_add_request(struct drm_i915_gem_request
*request
,
2542 struct drm_i915_gem_object
*obj
,
2545 struct intel_engine_cs
*ring
;
2546 struct drm_i915_private
*dev_priv
;
2547 struct intel_ringbuffer
*ringbuf
;
2551 if (WARN_ON(request
== NULL
))
2554 ring
= request
->ring
;
2555 dev_priv
= ring
->dev
->dev_private
;
2556 ringbuf
= request
->ringbuf
;
2559 * To ensure that this call will not fail, space for its emissions
2560 * should already have been reserved in the ring buffer. Let the ring
2561 * know that it is time to use that space up.
2563 intel_ring_reserved_space_use(ringbuf
);
2565 request_start
= intel_ring_get_tail(ringbuf
);
2567 * Emit any outstanding flushes - execbuf can fail to emit the flush
2568 * after having emitted the batchbuffer command. Hence we need to fix
2569 * things up similar to emitting the lazy request. The difference here
2570 * is that the flush _must_ happen before the next request, no matter
2574 if (i915
.enable_execlists
)
2575 ret
= logical_ring_flush_all_caches(request
);
2577 ret
= intel_ring_flush_all_caches(request
);
2578 /* Not allowed to fail! */
2579 WARN(ret
, "*_ring_flush_all_caches failed: %d!\n", ret
);
2582 /* Record the position of the start of the request so that
2583 * should we detect the updated seqno part-way through the
2584 * GPU processing the request, we never over-estimate the
2585 * position of the head.
2587 request
->postfix
= intel_ring_get_tail(ringbuf
);
2589 if (i915
.enable_execlists
)
2590 ret
= ring
->emit_request(request
);
2592 ret
= ring
->add_request(request
);
2594 request
->tail
= intel_ring_get_tail(ringbuf
);
2596 /* Not allowed to fail! */
2597 WARN(ret
, "emit|add_request failed: %d!\n", ret
);
2599 request
->head
= request_start
;
2601 /* Whilst this request exists, batch_obj will be on the
2602 * active_list, and so will hold the active reference. Only when this
2603 * request is retired will the the batch_obj be moved onto the
2604 * inactive_list and lose its active reference. Hence we do not need
2605 * to explicitly hold another reference here.
2607 request
->batch_obj
= obj
;
2609 request
->emitted_jiffies
= jiffies
;
2610 request
->previous_seqno
= ring
->last_submitted_seqno
;
2611 ring
->last_submitted_seqno
= request
->seqno
;
2612 list_add_tail(&request
->list
, &ring
->request_list
);
2614 trace_i915_gem_request_add(request
);
2616 i915_queue_hangcheck(ring
->dev
);
2618 queue_delayed_work(dev_priv
->wq
,
2619 &dev_priv
->mm
.retire_work
,
2620 round_jiffies_up_relative(HZ
));
2621 intel_mark_busy(dev_priv
->dev
);
2623 /* Sanity check that the reserved size was large enough. */
2624 intel_ring_reserved_space_end(ringbuf
);
2627 static bool i915_context_is_banned(struct drm_i915_private
*dev_priv
,
2628 const struct intel_context
*ctx
)
2630 unsigned long elapsed
;
2632 elapsed
= get_seconds() - ctx
->hang_stats
.guilty_ts
;
2634 if (ctx
->hang_stats
.banned
)
2637 if (ctx
->hang_stats
.ban_period_seconds
&&
2638 elapsed
<= ctx
->hang_stats
.ban_period_seconds
) {
2639 if (!i915_gem_context_is_default(ctx
)) {
2640 DRM_DEBUG("context hanging too fast, banning!\n");
2642 } else if (i915_stop_ring_allow_ban(dev_priv
)) {
2643 if (i915_stop_ring_allow_warn(dev_priv
))
2644 DRM_ERROR("gpu hanging too fast, banning!\n");
2652 static void i915_set_reset_status(struct drm_i915_private
*dev_priv
,
2653 struct intel_context
*ctx
,
2656 struct i915_ctx_hang_stats
*hs
;
2661 hs
= &ctx
->hang_stats
;
2664 hs
->banned
= i915_context_is_banned(dev_priv
, ctx
);
2666 hs
->guilty_ts
= get_seconds();
2668 hs
->batch_pending
++;
2672 void i915_gem_request_free(struct kref
*req_ref
)
2674 struct drm_i915_gem_request
*req
= container_of(req_ref
,
2676 struct intel_context
*ctx
= req
->ctx
;
2679 i915_gem_request_remove_from_client(req
);
2682 if (i915
.enable_execlists
&& ctx
!= req
->i915
->kernel_context
)
2683 intel_lr_context_unpin(ctx
, req
->ring
);
2685 i915_gem_context_unreference(ctx
);
2688 kmem_cache_free(req
->i915
->requests
, req
);
2692 __i915_gem_request_alloc(struct intel_engine_cs
*ring
,
2693 struct intel_context
*ctx
,
2694 struct drm_i915_gem_request
**req_out
)
2696 struct drm_i915_private
*dev_priv
= to_i915(ring
->dev
);
2697 struct drm_i915_gem_request
*req
;
2705 req
= kmem_cache_zalloc(dev_priv
->requests
, GFP_KERNEL
);
2709 ret
= i915_gem_get_seqno(ring
->dev
, &req
->seqno
);
2713 kref_init(&req
->ref
);
2714 req
->i915
= dev_priv
;
2717 i915_gem_context_reference(req
->ctx
);
2719 if (i915
.enable_execlists
)
2720 ret
= intel_logical_ring_alloc_request_extras(req
);
2722 ret
= intel_ring_alloc_request_extras(req
);
2724 i915_gem_context_unreference(req
->ctx
);
2729 * Reserve space in the ring buffer for all the commands required to
2730 * eventually emit this request. This is to guarantee that the
2731 * i915_add_request() call can't fail. Note that the reserve may need
2732 * to be redone if the request is not actually submitted straight
2733 * away, e.g. because a GPU scheduler has deferred it.
2735 if (i915
.enable_execlists
)
2736 ret
= intel_logical_ring_reserve_space(req
);
2738 ret
= intel_ring_reserve_space(req
);
2741 * At this point, the request is fully allocated even if not
2742 * fully prepared. Thus it can be cleaned up using the proper
2745 i915_gem_request_cancel(req
);
2753 kmem_cache_free(dev_priv
->requests
, req
);
2758 * i915_gem_request_alloc - allocate a request structure
2760 * @engine: engine that we wish to issue the request on.
2761 * @ctx: context that the request will be associated with.
2762 * This can be NULL if the request is not directly related to
2763 * any specific user context, in which case this function will
2764 * choose an appropriate context to use.
2766 * Returns a pointer to the allocated request if successful,
2767 * or an error code if not.
2769 struct drm_i915_gem_request
*
2770 i915_gem_request_alloc(struct intel_engine_cs
*engine
,
2771 struct intel_context
*ctx
)
2773 struct drm_i915_gem_request
*req
;
2777 ctx
= to_i915(engine
->dev
)->kernel_context
;
2778 err
= __i915_gem_request_alloc(engine
, ctx
, &req
);
2779 return err
? ERR_PTR(err
) : req
;
2782 void i915_gem_request_cancel(struct drm_i915_gem_request
*req
)
2784 intel_ring_reserved_space_cancel(req
->ringbuf
);
2786 i915_gem_request_unreference(req
);
2789 struct drm_i915_gem_request
*
2790 i915_gem_find_active_request(struct intel_engine_cs
*ring
)
2792 struct drm_i915_gem_request
*request
;
2794 list_for_each_entry(request
, &ring
->request_list
, list
) {
2795 if (i915_gem_request_completed(request
, false))
2804 static void i915_gem_reset_ring_status(struct drm_i915_private
*dev_priv
,
2805 struct intel_engine_cs
*ring
)
2807 struct drm_i915_gem_request
*request
;
2810 request
= i915_gem_find_active_request(ring
);
2812 if (request
== NULL
)
2815 ring_hung
= ring
->hangcheck
.score
>= HANGCHECK_SCORE_RING_HUNG
;
2817 i915_set_reset_status(dev_priv
, request
->ctx
, ring_hung
);
2819 list_for_each_entry_continue(request
, &ring
->request_list
, list
)
2820 i915_set_reset_status(dev_priv
, request
->ctx
, false);
2823 static void i915_gem_reset_ring_cleanup(struct drm_i915_private
*dev_priv
,
2824 struct intel_engine_cs
*ring
)
2826 struct intel_ringbuffer
*buffer
;
2828 while (!list_empty(&ring
->active_list
)) {
2829 struct drm_i915_gem_object
*obj
;
2831 obj
= list_first_entry(&ring
->active_list
,
2832 struct drm_i915_gem_object
,
2833 ring_list
[ring
->id
]);
2835 i915_gem_object_retire__read(obj
, ring
->id
);
2839 * Clear the execlists queue up before freeing the requests, as those
2840 * are the ones that keep the context and ringbuffer backing objects
2844 if (i915
.enable_execlists
) {
2845 spin_lock_irq(&ring
->execlist_lock
);
2847 /* list_splice_tail_init checks for empty lists */
2848 list_splice_tail_init(&ring
->execlist_queue
,
2849 &ring
->execlist_retired_req_list
);
2851 spin_unlock_irq(&ring
->execlist_lock
);
2852 intel_execlists_retire_requests(ring
);
2856 * We must free the requests after all the corresponding objects have
2857 * been moved off active lists. Which is the same order as the normal
2858 * retire_requests function does. This is important if object hold
2859 * implicit references on things like e.g. ppgtt address spaces through
2862 while (!list_empty(&ring
->request_list
)) {
2863 struct drm_i915_gem_request
*request
;
2865 request
= list_first_entry(&ring
->request_list
,
2866 struct drm_i915_gem_request
,
2869 i915_gem_request_retire(request
);
2872 /* Having flushed all requests from all queues, we know that all
2873 * ringbuffers must now be empty. However, since we do not reclaim
2874 * all space when retiring the request (to prevent HEADs colliding
2875 * with rapid ringbuffer wraparound) the amount of available space
2876 * upon reset is less than when we start. Do one more pass over
2877 * all the ringbuffers to reset last_retired_head.
2879 list_for_each_entry(buffer
, &ring
->buffers
, link
) {
2880 buffer
->last_retired_head
= buffer
->tail
;
2881 intel_ring_update_space(buffer
);
2885 void i915_gem_reset(struct drm_device
*dev
)
2887 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2888 struct intel_engine_cs
*ring
;
2892 * Before we free the objects from the requests, we need to inspect
2893 * them for finding the guilty party. As the requests only borrow
2894 * their reference to the objects, the inspection must be done first.
2896 for_each_ring(ring
, dev_priv
, i
)
2897 i915_gem_reset_ring_status(dev_priv
, ring
);
2899 for_each_ring(ring
, dev_priv
, i
)
2900 i915_gem_reset_ring_cleanup(dev_priv
, ring
);
2902 i915_gem_context_reset(dev
);
2904 i915_gem_restore_fences(dev
);
2906 WARN_ON(i915_verify_lists(dev
));
2910 * This function clears the request list as sequence numbers are passed.
2913 i915_gem_retire_requests_ring(struct intel_engine_cs
*ring
)
2915 WARN_ON(i915_verify_lists(ring
->dev
));
2917 /* Retire requests first as we use it above for the early return.
2918 * If we retire requests last, we may use a later seqno and so clear
2919 * the requests lists without clearing the active list, leading to
2922 while (!list_empty(&ring
->request_list
)) {
2923 struct drm_i915_gem_request
*request
;
2925 request
= list_first_entry(&ring
->request_list
,
2926 struct drm_i915_gem_request
,
2929 if (!i915_gem_request_completed(request
, true))
2932 i915_gem_request_retire(request
);
2935 /* Move any buffers on the active list that are no longer referenced
2936 * by the ringbuffer to the flushing/inactive lists as appropriate,
2937 * before we free the context associated with the requests.
2939 while (!list_empty(&ring
->active_list
)) {
2940 struct drm_i915_gem_object
*obj
;
2942 obj
= list_first_entry(&ring
->active_list
,
2943 struct drm_i915_gem_object
,
2944 ring_list
[ring
->id
]);
2946 if (!list_empty(&obj
->last_read_req
[ring
->id
]->list
))
2949 i915_gem_object_retire__read(obj
, ring
->id
);
2952 if (unlikely(ring
->trace_irq_req
&&
2953 i915_gem_request_completed(ring
->trace_irq_req
, true))) {
2954 ring
->irq_put(ring
);
2955 i915_gem_request_assign(&ring
->trace_irq_req
, NULL
);
2958 WARN_ON(i915_verify_lists(ring
->dev
));
2962 i915_gem_retire_requests(struct drm_device
*dev
)
2964 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2965 struct intel_engine_cs
*ring
;
2969 for_each_ring(ring
, dev_priv
, i
) {
2970 i915_gem_retire_requests_ring(ring
);
2971 idle
&= list_empty(&ring
->request_list
);
2972 if (i915
.enable_execlists
) {
2973 unsigned long flags
;
2975 spin_lock_irqsave(&ring
->execlist_lock
, flags
);
2976 idle
&= list_empty(&ring
->execlist_queue
);
2977 spin_unlock_irqrestore(&ring
->execlist_lock
, flags
);
2979 intel_execlists_retire_requests(ring
);
2984 mod_delayed_work(dev_priv
->wq
,
2985 &dev_priv
->mm
.idle_work
,
2986 msecs_to_jiffies(100));
2992 i915_gem_retire_work_handler(struct work_struct
*work
)
2994 struct drm_i915_private
*dev_priv
=
2995 container_of(work
, typeof(*dev_priv
), mm
.retire_work
.work
);
2996 struct drm_device
*dev
= dev_priv
->dev
;
2999 /* Come back later if the device is busy... */
3001 if (mutex_trylock(&dev
->struct_mutex
)) {
3002 idle
= i915_gem_retire_requests(dev
);
3003 mutex_unlock(&dev
->struct_mutex
);
3006 queue_delayed_work(dev_priv
->wq
, &dev_priv
->mm
.retire_work
,
3007 round_jiffies_up_relative(HZ
));
3011 i915_gem_idle_work_handler(struct work_struct
*work
)
3013 struct drm_i915_private
*dev_priv
=
3014 container_of(work
, typeof(*dev_priv
), mm
.idle_work
.work
);
3015 struct drm_device
*dev
= dev_priv
->dev
;
3016 struct intel_engine_cs
*ring
;
3019 for_each_ring(ring
, dev_priv
, i
)
3020 if (!list_empty(&ring
->request_list
))
3023 /* we probably should sync with hangcheck here, using cancel_work_sync.
3024 * Also locking seems to be fubar here, ring->request_list is protected
3025 * by dev->struct_mutex. */
3027 intel_mark_idle(dev
);
3029 if (mutex_trylock(&dev
->struct_mutex
)) {
3030 struct intel_engine_cs
*ring
;
3033 for_each_ring(ring
, dev_priv
, i
)
3034 i915_gem_batch_pool_fini(&ring
->batch_pool
);
3036 mutex_unlock(&dev
->struct_mutex
);
3041 * Ensures that an object will eventually get non-busy by flushing any required
3042 * write domains, emitting any outstanding lazy request and retiring and
3043 * completed requests.
3046 i915_gem_object_flush_active(struct drm_i915_gem_object
*obj
)
3053 for (i
= 0; i
< I915_NUM_RINGS
; i
++) {
3054 struct drm_i915_gem_request
*req
;
3056 req
= obj
->last_read_req
[i
];
3060 if (list_empty(&req
->list
))
3063 if (i915_gem_request_completed(req
, true)) {
3064 __i915_gem_request_retire__upto(req
);
3066 i915_gem_object_retire__read(obj
, i
);
3074 * i915_gem_wait_ioctl - implements DRM_IOCTL_I915_GEM_WAIT
3075 * @DRM_IOCTL_ARGS: standard ioctl arguments
3077 * Returns 0 if successful, else an error is returned with the remaining time in
3078 * the timeout parameter.
3079 * -ETIME: object is still busy after timeout
3080 * -ERESTARTSYS: signal interrupted the wait
3081 * -ENONENT: object doesn't exist
3082 * Also possible, but rare:
3083 * -EAGAIN: GPU wedged
3085 * -ENODEV: Internal IRQ fail
3086 * -E?: The add request failed
3088 * The wait ioctl with a timeout of 0 reimplements the busy ioctl. With any
3089 * non-zero timeout parameter the wait ioctl will wait for the given number of
3090 * nanoseconds on an object becoming unbusy. Since the wait itself does so
3091 * without holding struct_mutex the object may become re-busied before this
3092 * function completes. A similar but shorter * race condition exists in the busy
3096 i915_gem_wait_ioctl(struct drm_device
*dev
, void *data
, struct drm_file
*file
)
3098 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3099 struct drm_i915_gem_wait
*args
= data
;
3100 struct drm_i915_gem_object
*obj
;
3101 struct drm_i915_gem_request
*req
[I915_NUM_RINGS
];
3102 unsigned reset_counter
;
3106 if (args
->flags
!= 0)
3109 ret
= i915_mutex_lock_interruptible(dev
);
3113 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, args
->bo_handle
));
3114 if (&obj
->base
== NULL
) {
3115 mutex_unlock(&dev
->struct_mutex
);
3119 /* Need to make sure the object gets inactive eventually. */
3120 ret
= i915_gem_object_flush_active(obj
);
3127 /* Do this after OLR check to make sure we make forward progress polling
3128 * on this IOCTL with a timeout == 0 (like busy ioctl)
3130 if (args
->timeout_ns
== 0) {
3135 drm_gem_object_unreference(&obj
->base
);
3136 reset_counter
= atomic_read(&dev_priv
->gpu_error
.reset_counter
);
3138 for (i
= 0; i
< I915_NUM_RINGS
; i
++) {
3139 if (obj
->last_read_req
[i
] == NULL
)
3142 req
[n
++] = i915_gem_request_reference(obj
->last_read_req
[i
]);
3145 mutex_unlock(&dev
->struct_mutex
);
3147 for (i
= 0; i
< n
; i
++) {
3149 ret
= __i915_wait_request(req
[i
], reset_counter
, true,
3150 args
->timeout_ns
> 0 ? &args
->timeout_ns
: NULL
,
3151 to_rps_client(file
));
3152 i915_gem_request_unreference__unlocked(req
[i
]);
3157 drm_gem_object_unreference(&obj
->base
);
3158 mutex_unlock(&dev
->struct_mutex
);
3163 __i915_gem_object_sync(struct drm_i915_gem_object
*obj
,
3164 struct intel_engine_cs
*to
,
3165 struct drm_i915_gem_request
*from_req
,
3166 struct drm_i915_gem_request
**to_req
)
3168 struct intel_engine_cs
*from
;
3171 from
= i915_gem_request_get_ring(from_req
);
3175 if (i915_gem_request_completed(from_req
, true))
3178 if (!i915_semaphore_is_enabled(obj
->base
.dev
)) {
3179 struct drm_i915_private
*i915
= to_i915(obj
->base
.dev
);
3180 ret
= __i915_wait_request(from_req
,
3181 atomic_read(&i915
->gpu_error
.reset_counter
),
3182 i915
->mm
.interruptible
,
3184 &i915
->rps
.semaphores
);
3188 i915_gem_object_retire_request(obj
, from_req
);
3190 int idx
= intel_ring_sync_index(from
, to
);
3191 u32 seqno
= i915_gem_request_get_seqno(from_req
);
3195 if (seqno
<= from
->semaphore
.sync_seqno
[idx
])
3198 if (*to_req
== NULL
) {
3199 struct drm_i915_gem_request
*req
;
3201 req
= i915_gem_request_alloc(to
, NULL
);
3203 return PTR_ERR(req
);
3208 trace_i915_gem_ring_sync_to(*to_req
, from
, from_req
);
3209 ret
= to
->semaphore
.sync_to(*to_req
, from
, seqno
);
3213 /* We use last_read_req because sync_to()
3214 * might have just caused seqno wrap under
3217 from
->semaphore
.sync_seqno
[idx
] =
3218 i915_gem_request_get_seqno(obj
->last_read_req
[from
->id
]);
3225 * i915_gem_object_sync - sync an object to a ring.
3227 * @obj: object which may be in use on another ring.
3228 * @to: ring we wish to use the object on. May be NULL.
3229 * @to_req: request we wish to use the object for. See below.
3230 * This will be allocated and returned if a request is
3231 * required but not passed in.
3233 * This code is meant to abstract object synchronization with the GPU.
3234 * Calling with NULL implies synchronizing the object with the CPU
3235 * rather than a particular GPU ring. Conceptually we serialise writes
3236 * between engines inside the GPU. We only allow one engine to write
3237 * into a buffer at any time, but multiple readers. To ensure each has
3238 * a coherent view of memory, we must:
3240 * - If there is an outstanding write request to the object, the new
3241 * request must wait for it to complete (either CPU or in hw, requests
3242 * on the same ring will be naturally ordered).
3244 * - If we are a write request (pending_write_domain is set), the new
3245 * request must wait for outstanding read requests to complete.
3247 * For CPU synchronisation (NULL to) no request is required. For syncing with
3248 * rings to_req must be non-NULL. However, a request does not have to be
3249 * pre-allocated. If *to_req is NULL and sync commands will be emitted then a
3250 * request will be allocated automatically and returned through *to_req. Note
3251 * that it is not guaranteed that commands will be emitted (because the system
3252 * might already be idle). Hence there is no need to create a request that
3253 * might never have any work submitted. Note further that if a request is
3254 * returned in *to_req, it is the responsibility of the caller to submit
3255 * that request (after potentially adding more work to it).
3257 * Returns 0 if successful, else propagates up the lower layer error.
3260 i915_gem_object_sync(struct drm_i915_gem_object
*obj
,
3261 struct intel_engine_cs
*to
,
3262 struct drm_i915_gem_request
**to_req
)
3264 const bool readonly
= obj
->base
.pending_write_domain
== 0;
3265 struct drm_i915_gem_request
*req
[I915_NUM_RINGS
];
3272 return i915_gem_object_wait_rendering(obj
, readonly
);
3276 if (obj
->last_write_req
)
3277 req
[n
++] = obj
->last_write_req
;
3279 for (i
= 0; i
< I915_NUM_RINGS
; i
++)
3280 if (obj
->last_read_req
[i
])
3281 req
[n
++] = obj
->last_read_req
[i
];
3283 for (i
= 0; i
< n
; i
++) {
3284 ret
= __i915_gem_object_sync(obj
, to
, req
[i
], to_req
);
3292 static void i915_gem_object_finish_gtt(struct drm_i915_gem_object
*obj
)
3294 u32 old_write_domain
, old_read_domains
;
3296 /* Force a pagefault for domain tracking on next user access */
3297 i915_gem_release_mmap(obj
);
3299 if ((obj
->base
.read_domains
& I915_GEM_DOMAIN_GTT
) == 0)
3302 /* Wait for any direct GTT access to complete */
3305 old_read_domains
= obj
->base
.read_domains
;
3306 old_write_domain
= obj
->base
.write_domain
;
3308 obj
->base
.read_domains
&= ~I915_GEM_DOMAIN_GTT
;
3309 obj
->base
.write_domain
&= ~I915_GEM_DOMAIN_GTT
;
3311 trace_i915_gem_object_change_domain(obj
,
3316 static int __i915_vma_unbind(struct i915_vma
*vma
, bool wait
)
3318 struct drm_i915_gem_object
*obj
= vma
->obj
;
3319 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
3322 if (list_empty(&vma
->vma_link
))
3325 if (!drm_mm_node_allocated(&vma
->node
)) {
3326 i915_gem_vma_destroy(vma
);
3333 BUG_ON(obj
->pages
== NULL
);
3336 ret
= i915_gem_object_wait_rendering(obj
, false);
3341 if (i915_is_ggtt(vma
->vm
) &&
3342 vma
->ggtt_view
.type
== I915_GGTT_VIEW_NORMAL
) {
3343 i915_gem_object_finish_gtt(obj
);
3345 /* release the fence reg _after_ flushing */
3346 ret
= i915_gem_object_put_fence(obj
);
3351 trace_i915_vma_unbind(vma
);
3353 vma
->vm
->unbind_vma(vma
);
3356 list_del_init(&vma
->mm_list
);
3357 if (i915_is_ggtt(vma
->vm
)) {
3358 if (vma
->ggtt_view
.type
== I915_GGTT_VIEW_NORMAL
) {
3359 obj
->map_and_fenceable
= false;
3360 } else if (vma
->ggtt_view
.pages
) {
3361 sg_free_table(vma
->ggtt_view
.pages
);
3362 kfree(vma
->ggtt_view
.pages
);
3364 vma
->ggtt_view
.pages
= NULL
;
3367 drm_mm_remove_node(&vma
->node
);
3368 i915_gem_vma_destroy(vma
);
3370 /* Since the unbound list is global, only move to that list if
3371 * no more VMAs exist. */
3372 if (list_empty(&obj
->vma_list
))
3373 list_move_tail(&obj
->global_list
, &dev_priv
->mm
.unbound_list
);
3375 /* And finally now the object is completely decoupled from this vma,
3376 * we can drop its hold on the backing storage and allow it to be
3377 * reaped by the shrinker.
3379 i915_gem_object_unpin_pages(obj
);
3384 int i915_vma_unbind(struct i915_vma
*vma
)
3386 return __i915_vma_unbind(vma
, true);
3389 int __i915_vma_unbind_no_wait(struct i915_vma
*vma
)
3391 return __i915_vma_unbind(vma
, false);
3394 int i915_gpu_idle(struct drm_device
*dev
)
3396 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3397 struct intel_engine_cs
*ring
;
3400 /* Flush everything onto the inactive list. */
3401 for_each_ring(ring
, dev_priv
, i
) {
3402 if (!i915
.enable_execlists
) {
3403 struct drm_i915_gem_request
*req
;
3405 req
= i915_gem_request_alloc(ring
, NULL
);
3407 return PTR_ERR(req
);
3409 ret
= i915_switch_context(req
);
3411 i915_gem_request_cancel(req
);
3415 i915_add_request_no_flush(req
);
3418 ret
= intel_ring_idle(ring
);
3423 WARN_ON(i915_verify_lists(dev
));
3427 static bool i915_gem_valid_gtt_space(struct i915_vma
*vma
,
3428 unsigned long cache_level
)
3430 struct drm_mm_node
*gtt_space
= &vma
->node
;
3431 struct drm_mm_node
*other
;
3434 * On some machines we have to be careful when putting differing types
3435 * of snoopable memory together to avoid the prefetcher crossing memory
3436 * domains and dying. During vm initialisation, we decide whether or not
3437 * these constraints apply and set the drm_mm.color_adjust
3440 if (vma
->vm
->mm
.color_adjust
== NULL
)
3443 if (!drm_mm_node_allocated(gtt_space
))
3446 if (list_empty(>t_space
->node_list
))
3449 other
= list_entry(gtt_space
->node_list
.prev
, struct drm_mm_node
, node_list
);
3450 if (other
->allocated
&& !other
->hole_follows
&& other
->color
!= cache_level
)
3453 other
= list_entry(gtt_space
->node_list
.next
, struct drm_mm_node
, node_list
);
3454 if (other
->allocated
&& !gtt_space
->hole_follows
&& other
->color
!= cache_level
)
3461 * Finds free space in the GTT aperture and binds the object or a view of it
3464 static struct i915_vma
*
3465 i915_gem_object_bind_to_vm(struct drm_i915_gem_object
*obj
,
3466 struct i915_address_space
*vm
,
3467 const struct i915_ggtt_view
*ggtt_view
,
3471 struct drm_device
*dev
= obj
->base
.dev
;
3472 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3473 u32 fence_alignment
, unfenced_alignment
;
3474 u32 search_flag
, alloc_flag
;
3476 u64 size
, fence_size
;
3477 struct i915_vma
*vma
;
3480 if (i915_is_ggtt(vm
)) {
3483 if (WARN_ON(!ggtt_view
))
3484 return ERR_PTR(-EINVAL
);
3486 view_size
= i915_ggtt_view_size(obj
, ggtt_view
);
3488 fence_size
= i915_gem_get_gtt_size(dev
,
3491 fence_alignment
= i915_gem_get_gtt_alignment(dev
,
3495 unfenced_alignment
= i915_gem_get_gtt_alignment(dev
,
3499 size
= flags
& PIN_MAPPABLE
? fence_size
: view_size
;
3501 fence_size
= i915_gem_get_gtt_size(dev
,
3504 fence_alignment
= i915_gem_get_gtt_alignment(dev
,
3508 unfenced_alignment
=
3509 i915_gem_get_gtt_alignment(dev
,
3513 size
= flags
& PIN_MAPPABLE
? fence_size
: obj
->base
.size
;
3516 start
= flags
& PIN_OFFSET_BIAS
? flags
& PIN_OFFSET_MASK
: 0;
3518 if (flags
& PIN_MAPPABLE
)
3519 end
= min_t(u64
, end
, dev_priv
->gtt
.mappable_end
);
3520 if (flags
& PIN_ZONE_4G
)
3521 end
= min_t(u64
, end
, (1ULL << 32) - PAGE_SIZE
);
3524 alignment
= flags
& PIN_MAPPABLE
? fence_alignment
:
3526 if (flags
& PIN_MAPPABLE
&& alignment
& (fence_alignment
- 1)) {
3527 DRM_DEBUG("Invalid object (view type=%u) alignment requested %u\n",
3528 ggtt_view
? ggtt_view
->type
: 0,
3530 return ERR_PTR(-EINVAL
);
3533 /* If binding the object/GGTT view requires more space than the entire
3534 * aperture has, reject it early before evicting everything in a vain
3535 * attempt to find space.
3538 DRM_DEBUG("Attempting to bind an object (view type=%u) larger than the aperture: size=%llu > %s aperture=%llu\n",
3539 ggtt_view
? ggtt_view
->type
: 0,
3541 flags
& PIN_MAPPABLE
? "mappable" : "total",
3543 return ERR_PTR(-E2BIG
);
3546 ret
= i915_gem_object_get_pages(obj
);
3548 return ERR_PTR(ret
);
3550 i915_gem_object_pin_pages(obj
);
3552 vma
= ggtt_view
? i915_gem_obj_lookup_or_create_ggtt_vma(obj
, ggtt_view
) :
3553 i915_gem_obj_lookup_or_create_vma(obj
, vm
);
3558 if (flags
& PIN_OFFSET_FIXED
) {
3559 uint64_t offset
= flags
& PIN_OFFSET_MASK
;
3561 if (offset
& (alignment
- 1) || offset
+ size
> end
) {
3565 vma
->node
.start
= offset
;
3566 vma
->node
.size
= size
;
3567 vma
->node
.color
= obj
->cache_level
;
3568 ret
= drm_mm_reserve_node(&vm
->mm
, &vma
->node
);
3570 ret
= i915_gem_evict_for_vma(vma
);
3572 ret
= drm_mm_reserve_node(&vm
->mm
, &vma
->node
);
3577 if (flags
& PIN_HIGH
) {
3578 search_flag
= DRM_MM_SEARCH_BELOW
;
3579 alloc_flag
= DRM_MM_CREATE_TOP
;
3581 search_flag
= DRM_MM_SEARCH_DEFAULT
;
3582 alloc_flag
= DRM_MM_CREATE_DEFAULT
;
3586 ret
= drm_mm_insert_node_in_range_generic(&vm
->mm
, &vma
->node
,
3593 ret
= i915_gem_evict_something(dev
, vm
, size
, alignment
,
3603 if (WARN_ON(!i915_gem_valid_gtt_space(vma
, obj
->cache_level
))) {
3605 goto err_remove_node
;
3608 trace_i915_vma_bind(vma
, flags
);
3609 ret
= i915_vma_bind(vma
, obj
->cache_level
, flags
);
3611 goto err_remove_node
;
3613 list_move_tail(&obj
->global_list
, &dev_priv
->mm
.bound_list
);
3614 list_add_tail(&vma
->mm_list
, &vm
->inactive_list
);
3619 drm_mm_remove_node(&vma
->node
);
3621 i915_gem_vma_destroy(vma
);
3624 i915_gem_object_unpin_pages(obj
);
3629 i915_gem_clflush_object(struct drm_i915_gem_object
*obj
,
3632 /* If we don't have a page list set up, then we're not pinned
3633 * to GPU, and we can ignore the cache flush because it'll happen
3634 * again at bind time.
3636 if (obj
->pages
== NULL
)
3640 * Stolen memory is always coherent with the GPU as it is explicitly
3641 * marked as wc by the system, or the system is cache-coherent.
3643 if (obj
->stolen
|| obj
->phys_handle
)
3646 /* If the GPU is snooping the contents of the CPU cache,
3647 * we do not need to manually clear the CPU cache lines. However,
3648 * the caches are only snooped when the render cache is
3649 * flushed/invalidated. As we always have to emit invalidations
3650 * and flushes when moving into and out of the RENDER domain, correct
3651 * snooping behaviour occurs naturally as the result of our domain
3654 if (!force
&& cpu_cache_is_coherent(obj
->base
.dev
, obj
->cache_level
)) {
3655 obj
->cache_dirty
= true;
3659 trace_i915_gem_object_clflush(obj
);
3660 drm_clflush_sg(obj
->pages
);
3661 obj
->cache_dirty
= false;
3666 /** Flushes the GTT write domain for the object if it's dirty. */
3668 i915_gem_object_flush_gtt_write_domain(struct drm_i915_gem_object
*obj
)
3670 uint32_t old_write_domain
;
3672 if (obj
->base
.write_domain
!= I915_GEM_DOMAIN_GTT
)
3675 /* No actual flushing is required for the GTT write domain. Writes
3676 * to it immediately go to main memory as far as we know, so there's
3677 * no chipset flush. It also doesn't land in render cache.
3679 * However, we do have to enforce the order so that all writes through
3680 * the GTT land before any writes to the device, such as updates to
3685 old_write_domain
= obj
->base
.write_domain
;
3686 obj
->base
.write_domain
= 0;
3688 intel_fb_obj_flush(obj
, false, ORIGIN_GTT
);
3690 trace_i915_gem_object_change_domain(obj
,
3691 obj
->base
.read_domains
,
3695 /** Flushes the CPU write domain for the object if it's dirty. */
3697 i915_gem_object_flush_cpu_write_domain(struct drm_i915_gem_object
*obj
)
3699 uint32_t old_write_domain
;
3701 if (obj
->base
.write_domain
!= I915_GEM_DOMAIN_CPU
)
3704 if (i915_gem_clflush_object(obj
, obj
->pin_display
))
3705 i915_gem_chipset_flush(obj
->base
.dev
);
3707 old_write_domain
= obj
->base
.write_domain
;
3708 obj
->base
.write_domain
= 0;
3710 intel_fb_obj_flush(obj
, false, ORIGIN_CPU
);
3712 trace_i915_gem_object_change_domain(obj
,
3713 obj
->base
.read_domains
,
3718 * Moves a single object to the GTT read, and possibly write domain.
3720 * This function returns when the move is complete, including waiting on
3724 i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object
*obj
, bool write
)
3726 uint32_t old_write_domain
, old_read_domains
;
3727 struct i915_vma
*vma
;
3730 if (obj
->base
.write_domain
== I915_GEM_DOMAIN_GTT
)
3733 ret
= i915_gem_object_wait_rendering(obj
, !write
);
3737 /* Flush and acquire obj->pages so that we are coherent through
3738 * direct access in memory with previous cached writes through
3739 * shmemfs and that our cache domain tracking remains valid.
3740 * For example, if the obj->filp was moved to swap without us
3741 * being notified and releasing the pages, we would mistakenly
3742 * continue to assume that the obj remained out of the CPU cached
3745 ret
= i915_gem_object_get_pages(obj
);
3749 i915_gem_object_flush_cpu_write_domain(obj
);
3751 /* Serialise direct access to this object with the barriers for
3752 * coherent writes from the GPU, by effectively invalidating the
3753 * GTT domain upon first access.
3755 if ((obj
->base
.read_domains
& I915_GEM_DOMAIN_GTT
) == 0)
3758 old_write_domain
= obj
->base
.write_domain
;
3759 old_read_domains
= obj
->base
.read_domains
;
3761 /* It should now be out of any other write domains, and we can update
3762 * the domain values for our changes.
3764 BUG_ON((obj
->base
.write_domain
& ~I915_GEM_DOMAIN_GTT
) != 0);
3765 obj
->base
.read_domains
|= I915_GEM_DOMAIN_GTT
;
3767 obj
->base
.read_domains
= I915_GEM_DOMAIN_GTT
;
3768 obj
->base
.write_domain
= I915_GEM_DOMAIN_GTT
;
3772 trace_i915_gem_object_change_domain(obj
,
3776 /* And bump the LRU for this access */
3777 vma
= i915_gem_obj_to_ggtt(obj
);
3778 if (vma
&& drm_mm_node_allocated(&vma
->node
) && !obj
->active
)
3779 list_move_tail(&vma
->mm_list
,
3780 &to_i915(obj
->base
.dev
)->gtt
.base
.inactive_list
);
3786 * Changes the cache-level of an object across all VMA.
3788 * After this function returns, the object will be in the new cache-level
3789 * across all GTT and the contents of the backing storage will be coherent,
3790 * with respect to the new cache-level. In order to keep the backing storage
3791 * coherent for all users, we only allow a single cache level to be set
3792 * globally on the object and prevent it from being changed whilst the
3793 * hardware is reading from the object. That is if the object is currently
3794 * on the scanout it will be set to uncached (or equivalent display
3795 * cache coherency) and all non-MOCS GPU access will also be uncached so
3796 * that all direct access to the scanout remains coherent.
3798 int i915_gem_object_set_cache_level(struct drm_i915_gem_object
*obj
,
3799 enum i915_cache_level cache_level
)
3801 struct drm_device
*dev
= obj
->base
.dev
;
3802 struct i915_vma
*vma
, *next
;
3806 if (obj
->cache_level
== cache_level
)
3809 /* Inspect the list of currently bound VMA and unbind any that would
3810 * be invalid given the new cache-level. This is principally to
3811 * catch the issue of the CS prefetch crossing page boundaries and
3812 * reading an invalid PTE on older architectures.
3814 list_for_each_entry_safe(vma
, next
, &obj
->vma_list
, vma_link
) {
3815 if (!drm_mm_node_allocated(&vma
->node
))
3818 if (vma
->pin_count
) {
3819 DRM_DEBUG("can not change the cache level of pinned objects\n");
3823 if (!i915_gem_valid_gtt_space(vma
, cache_level
)) {
3824 ret
= i915_vma_unbind(vma
);
3831 /* We can reuse the existing drm_mm nodes but need to change the
3832 * cache-level on the PTE. We could simply unbind them all and
3833 * rebind with the correct cache-level on next use. However since
3834 * we already have a valid slot, dma mapping, pages etc, we may as
3835 * rewrite the PTE in the belief that doing so tramples upon less
3836 * state and so involves less work.
3839 /* Before we change the PTE, the GPU must not be accessing it.
3840 * If we wait upon the object, we know that all the bound
3841 * VMA are no longer active.
3843 ret
= i915_gem_object_wait_rendering(obj
, false);
3847 if (!HAS_LLC(dev
) && cache_level
!= I915_CACHE_NONE
) {
3848 /* Access to snoopable pages through the GTT is
3849 * incoherent and on some machines causes a hard
3850 * lockup. Relinquish the CPU mmaping to force
3851 * userspace to refault in the pages and we can
3852 * then double check if the GTT mapping is still
3853 * valid for that pointer access.
3855 i915_gem_release_mmap(obj
);
3857 /* As we no longer need a fence for GTT access,
3858 * we can relinquish it now (and so prevent having
3859 * to steal a fence from someone else on the next
3860 * fence request). Note GPU activity would have
3861 * dropped the fence as all snoopable access is
3862 * supposed to be linear.
3864 ret
= i915_gem_object_put_fence(obj
);
3868 /* We either have incoherent backing store and
3869 * so no GTT access or the architecture is fully
3870 * coherent. In such cases, existing GTT mmaps
3871 * ignore the cache bit in the PTE and we can
3872 * rewrite it without confusing the GPU or having
3873 * to force userspace to fault back in its mmaps.
3877 list_for_each_entry(vma
, &obj
->vma_list
, vma_link
) {
3878 if (!drm_mm_node_allocated(&vma
->node
))
3881 ret
= i915_vma_bind(vma
, cache_level
, PIN_UPDATE
);
3887 list_for_each_entry(vma
, &obj
->vma_list
, vma_link
)
3888 vma
->node
.color
= cache_level
;
3889 obj
->cache_level
= cache_level
;
3892 /* Flush the dirty CPU caches to the backing storage so that the
3893 * object is now coherent at its new cache level (with respect
3894 * to the access domain).
3896 if (obj
->cache_dirty
&&
3897 obj
->base
.write_domain
!= I915_GEM_DOMAIN_CPU
&&
3898 cpu_write_needs_clflush(obj
)) {
3899 if (i915_gem_clflush_object(obj
, true))
3900 i915_gem_chipset_flush(obj
->base
.dev
);
3906 int i915_gem_get_caching_ioctl(struct drm_device
*dev
, void *data
,
3907 struct drm_file
*file
)
3909 struct drm_i915_gem_caching
*args
= data
;
3910 struct drm_i915_gem_object
*obj
;
3912 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, args
->handle
));
3913 if (&obj
->base
== NULL
)
3916 switch (obj
->cache_level
) {
3917 case I915_CACHE_LLC
:
3918 case I915_CACHE_L3_LLC
:
3919 args
->caching
= I915_CACHING_CACHED
;
3923 args
->caching
= I915_CACHING_DISPLAY
;
3927 args
->caching
= I915_CACHING_NONE
;
3931 drm_gem_object_unreference_unlocked(&obj
->base
);
3935 int i915_gem_set_caching_ioctl(struct drm_device
*dev
, void *data
,
3936 struct drm_file
*file
)
3938 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3939 struct drm_i915_gem_caching
*args
= data
;
3940 struct drm_i915_gem_object
*obj
;
3941 enum i915_cache_level level
;
3944 switch (args
->caching
) {
3945 case I915_CACHING_NONE
:
3946 level
= I915_CACHE_NONE
;
3948 case I915_CACHING_CACHED
:
3950 * Due to a HW issue on BXT A stepping, GPU stores via a
3951 * snooped mapping may leave stale data in a corresponding CPU
3952 * cacheline, whereas normally such cachelines would get
3955 if (IS_BXT_REVID(dev
, 0, BXT_REVID_A1
))
3958 level
= I915_CACHE_LLC
;
3960 case I915_CACHING_DISPLAY
:
3961 level
= HAS_WT(dev
) ? I915_CACHE_WT
: I915_CACHE_NONE
;
3967 intel_runtime_pm_get(dev_priv
);
3969 ret
= i915_mutex_lock_interruptible(dev
);
3973 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, args
->handle
));
3974 if (&obj
->base
== NULL
) {
3979 ret
= i915_gem_object_set_cache_level(obj
, level
);
3981 drm_gem_object_unreference(&obj
->base
);
3983 mutex_unlock(&dev
->struct_mutex
);
3985 intel_runtime_pm_put(dev_priv
);
3991 * Prepare buffer for display plane (scanout, cursors, etc).
3992 * Can be called from an uninterruptible phase (modesetting) and allows
3993 * any flushes to be pipelined (for pageflips).
3996 i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object
*obj
,
3998 const struct i915_ggtt_view
*view
)
4000 u32 old_read_domains
, old_write_domain
;
4003 /* Mark the pin_display early so that we account for the
4004 * display coherency whilst setting up the cache domains.
4008 /* The display engine is not coherent with the LLC cache on gen6. As
4009 * a result, we make sure that the pinning that is about to occur is
4010 * done with uncached PTEs. This is lowest common denominator for all
4013 * However for gen6+, we could do better by using the GFDT bit instead
4014 * of uncaching, which would allow us to flush all the LLC-cached data
4015 * with that bit in the PTE to main memory with just one PIPE_CONTROL.
4017 ret
= i915_gem_object_set_cache_level(obj
,
4018 HAS_WT(obj
->base
.dev
) ? I915_CACHE_WT
: I915_CACHE_NONE
);
4020 goto err_unpin_display
;
4022 /* As the user may map the buffer once pinned in the display plane
4023 * (e.g. libkms for the bootup splash), we have to ensure that we
4024 * always use map_and_fenceable for all scanout buffers.
4026 ret
= i915_gem_object_ggtt_pin(obj
, view
, alignment
,
4027 view
->type
== I915_GGTT_VIEW_NORMAL
?
4030 goto err_unpin_display
;
4032 i915_gem_object_flush_cpu_write_domain(obj
);
4034 old_write_domain
= obj
->base
.write_domain
;
4035 old_read_domains
= obj
->base
.read_domains
;
4037 /* It should now be out of any other write domains, and we can update
4038 * the domain values for our changes.
4040 obj
->base
.write_domain
= 0;
4041 obj
->base
.read_domains
|= I915_GEM_DOMAIN_GTT
;
4043 trace_i915_gem_object_change_domain(obj
,
4055 i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object
*obj
,
4056 const struct i915_ggtt_view
*view
)
4058 if (WARN_ON(obj
->pin_display
== 0))
4061 i915_gem_object_ggtt_unpin_view(obj
, view
);
4067 * Moves a single object to the CPU read, and possibly write domain.
4069 * This function returns when the move is complete, including waiting on
4073 i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object
*obj
, bool write
)
4075 uint32_t old_write_domain
, old_read_domains
;
4078 if (obj
->base
.write_domain
== I915_GEM_DOMAIN_CPU
)
4081 ret
= i915_gem_object_wait_rendering(obj
, !write
);
4085 i915_gem_object_flush_gtt_write_domain(obj
);
4087 old_write_domain
= obj
->base
.write_domain
;
4088 old_read_domains
= obj
->base
.read_domains
;
4090 /* Flush the CPU cache if it's still invalid. */
4091 if ((obj
->base
.read_domains
& I915_GEM_DOMAIN_CPU
) == 0) {
4092 i915_gem_clflush_object(obj
, false);
4094 obj
->base
.read_domains
|= I915_GEM_DOMAIN_CPU
;
4097 /* It should now be out of any other write domains, and we can update
4098 * the domain values for our changes.
4100 BUG_ON((obj
->base
.write_domain
& ~I915_GEM_DOMAIN_CPU
) != 0);
4102 /* If we're writing through the CPU, then the GPU read domains will
4103 * need to be invalidated at next use.
4106 obj
->base
.read_domains
= I915_GEM_DOMAIN_CPU
;
4107 obj
->base
.write_domain
= I915_GEM_DOMAIN_CPU
;
4110 trace_i915_gem_object_change_domain(obj
,
4117 /* Throttle our rendering by waiting until the ring has completed our requests
4118 * emitted over 20 msec ago.
4120 * Note that if we were to use the current jiffies each time around the loop,
4121 * we wouldn't escape the function with any frames outstanding if the time to
4122 * render a frame was over 20ms.
4124 * This should get us reasonable parallelism between CPU and GPU but also
4125 * relatively low latency when blocking on a particular request to finish.
4128 i915_gem_ring_throttle(struct drm_device
*dev
, struct drm_file
*file
)
4130 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4131 struct drm_i915_file_private
*file_priv
= file
->driver_priv
;
4132 unsigned long recent_enough
= jiffies
- DRM_I915_THROTTLE_JIFFIES
;
4133 struct drm_i915_gem_request
*request
, *target
= NULL
;
4134 unsigned reset_counter
;
4137 ret
= i915_gem_wait_for_error(&dev_priv
->gpu_error
);
4141 ret
= i915_gem_check_wedge(&dev_priv
->gpu_error
, false);
4145 spin_lock(&file_priv
->mm
.lock
);
4146 list_for_each_entry(request
, &file_priv
->mm
.request_list
, client_list
) {
4147 if (time_after_eq(request
->emitted_jiffies
, recent_enough
))
4151 * Note that the request might not have been submitted yet.
4152 * In which case emitted_jiffies will be zero.
4154 if (!request
->emitted_jiffies
)
4159 reset_counter
= atomic_read(&dev_priv
->gpu_error
.reset_counter
);
4161 i915_gem_request_reference(target
);
4162 spin_unlock(&file_priv
->mm
.lock
);
4167 ret
= __i915_wait_request(target
, reset_counter
, true, NULL
, NULL
);
4169 queue_delayed_work(dev_priv
->wq
, &dev_priv
->mm
.retire_work
, 0);
4171 i915_gem_request_unreference__unlocked(target
);
4177 i915_vma_misplaced(struct i915_vma
*vma
, uint32_t alignment
, uint64_t flags
)
4179 struct drm_i915_gem_object
*obj
= vma
->obj
;
4182 vma
->node
.start
& (alignment
- 1))
4185 if (flags
& PIN_MAPPABLE
&& !obj
->map_and_fenceable
)
4188 if (flags
& PIN_OFFSET_BIAS
&&
4189 vma
->node
.start
< (flags
& PIN_OFFSET_MASK
))
4192 if (flags
& PIN_OFFSET_FIXED
&&
4193 vma
->node
.start
!= (flags
& PIN_OFFSET_MASK
))
4199 void __i915_vma_set_map_and_fenceable(struct i915_vma
*vma
)
4201 struct drm_i915_gem_object
*obj
= vma
->obj
;
4202 bool mappable
, fenceable
;
4203 u32 fence_size
, fence_alignment
;
4205 fence_size
= i915_gem_get_gtt_size(obj
->base
.dev
,
4208 fence_alignment
= i915_gem_get_gtt_alignment(obj
->base
.dev
,
4213 fenceable
= (vma
->node
.size
== fence_size
&&
4214 (vma
->node
.start
& (fence_alignment
- 1)) == 0);
4216 mappable
= (vma
->node
.start
+ fence_size
<=
4217 to_i915(obj
->base
.dev
)->gtt
.mappable_end
);
4219 obj
->map_and_fenceable
= mappable
&& fenceable
;
4223 i915_gem_object_do_pin(struct drm_i915_gem_object
*obj
,
4224 struct i915_address_space
*vm
,
4225 const struct i915_ggtt_view
*ggtt_view
,
4229 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
4230 struct i915_vma
*vma
;
4234 if (WARN_ON(vm
== &dev_priv
->mm
.aliasing_ppgtt
->base
))
4237 if (WARN_ON(flags
& (PIN_GLOBAL
| PIN_MAPPABLE
) && !i915_is_ggtt(vm
)))
4240 if (WARN_ON((flags
& (PIN_MAPPABLE
| PIN_GLOBAL
)) == PIN_MAPPABLE
))
4243 if (WARN_ON(i915_is_ggtt(vm
) != !!ggtt_view
))
4246 vma
= ggtt_view
? i915_gem_obj_to_ggtt_view(obj
, ggtt_view
) :
4247 i915_gem_obj_to_vma(obj
, vm
);
4250 return PTR_ERR(vma
);
4253 if (WARN_ON(vma
->pin_count
== DRM_I915_GEM_OBJECT_MAX_PIN_COUNT
))
4256 if (i915_vma_misplaced(vma
, alignment
, flags
)) {
4257 WARN(vma
->pin_count
,
4258 "bo is already pinned in %s with incorrect alignment:"
4259 " offset=%08x %08x, req.alignment=%x, req.map_and_fenceable=%d,"
4260 " obj->map_and_fenceable=%d\n",
4261 ggtt_view
? "ggtt" : "ppgtt",
4262 upper_32_bits(vma
->node
.start
),
4263 lower_32_bits(vma
->node
.start
),
4265 !!(flags
& PIN_MAPPABLE
),
4266 obj
->map_and_fenceable
);
4267 ret
= i915_vma_unbind(vma
);
4275 bound
= vma
? vma
->bound
: 0;
4276 if (vma
== NULL
|| !drm_mm_node_allocated(&vma
->node
)) {
4277 vma
= i915_gem_object_bind_to_vm(obj
, vm
, ggtt_view
, alignment
,
4280 return PTR_ERR(vma
);
4282 ret
= i915_vma_bind(vma
, obj
->cache_level
, flags
);
4287 if (ggtt_view
&& ggtt_view
->type
== I915_GGTT_VIEW_NORMAL
&&
4288 (bound
^ vma
->bound
) & GLOBAL_BIND
) {
4289 __i915_vma_set_map_and_fenceable(vma
);
4290 WARN_ON(flags
& PIN_MAPPABLE
&& !obj
->map_and_fenceable
);
4298 i915_gem_object_pin(struct drm_i915_gem_object
*obj
,
4299 struct i915_address_space
*vm
,
4303 return i915_gem_object_do_pin(obj
, vm
,
4304 i915_is_ggtt(vm
) ? &i915_ggtt_view_normal
: NULL
,
4309 i915_gem_object_ggtt_pin(struct drm_i915_gem_object
*obj
,
4310 const struct i915_ggtt_view
*view
,
4314 if (WARN_ONCE(!view
, "no view specified"))
4317 return i915_gem_object_do_pin(obj
, i915_obj_to_ggtt(obj
), view
,
4318 alignment
, flags
| PIN_GLOBAL
);
4322 i915_gem_object_ggtt_unpin_view(struct drm_i915_gem_object
*obj
,
4323 const struct i915_ggtt_view
*view
)
4325 struct i915_vma
*vma
= i915_gem_obj_to_ggtt_view(obj
, view
);
4328 WARN_ON(vma
->pin_count
== 0);
4329 WARN_ON(!i915_gem_obj_ggtt_bound_view(obj
, view
));
4335 i915_gem_busy_ioctl(struct drm_device
*dev
, void *data
,
4336 struct drm_file
*file
)
4338 struct drm_i915_gem_busy
*args
= data
;
4339 struct drm_i915_gem_object
*obj
;
4342 ret
= i915_mutex_lock_interruptible(dev
);
4346 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, args
->handle
));
4347 if (&obj
->base
== NULL
) {
4352 /* Count all active objects as busy, even if they are currently not used
4353 * by the gpu. Users of this interface expect objects to eventually
4354 * become non-busy without any further actions, therefore emit any
4355 * necessary flushes here.
4357 ret
= i915_gem_object_flush_active(obj
);
4365 for (i
= 0; i
< I915_NUM_RINGS
; i
++) {
4366 struct drm_i915_gem_request
*req
;
4368 req
= obj
->last_read_req
[i
];
4370 args
->busy
|= 1 << (16 + req
->ring
->exec_id
);
4372 if (obj
->last_write_req
)
4373 args
->busy
|= obj
->last_write_req
->ring
->exec_id
;
4377 drm_gem_object_unreference(&obj
->base
);
4379 mutex_unlock(&dev
->struct_mutex
);
4384 i915_gem_throttle_ioctl(struct drm_device
*dev
, void *data
,
4385 struct drm_file
*file_priv
)
4387 return i915_gem_ring_throttle(dev
, file_priv
);
4391 i915_gem_madvise_ioctl(struct drm_device
*dev
, void *data
,
4392 struct drm_file
*file_priv
)
4394 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4395 struct drm_i915_gem_madvise
*args
= data
;
4396 struct drm_i915_gem_object
*obj
;
4399 switch (args
->madv
) {
4400 case I915_MADV_DONTNEED
:
4401 case I915_MADV_WILLNEED
:
4407 ret
= i915_mutex_lock_interruptible(dev
);
4411 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file_priv
, args
->handle
));
4412 if (&obj
->base
== NULL
) {
4417 if (i915_gem_obj_is_pinned(obj
)) {
4423 obj
->tiling_mode
!= I915_TILING_NONE
&&
4424 dev_priv
->quirks
& QUIRK_PIN_SWIZZLED_PAGES
) {
4425 if (obj
->madv
== I915_MADV_WILLNEED
)
4426 i915_gem_object_unpin_pages(obj
);
4427 if (args
->madv
== I915_MADV_WILLNEED
)
4428 i915_gem_object_pin_pages(obj
);
4431 if (obj
->madv
!= __I915_MADV_PURGED
)
4432 obj
->madv
= args
->madv
;
4434 /* if the object is no longer attached, discard its backing storage */
4435 if (obj
->madv
== I915_MADV_DONTNEED
&& obj
->pages
== NULL
)
4436 i915_gem_object_truncate(obj
);
4438 args
->retained
= obj
->madv
!= __I915_MADV_PURGED
;
4441 drm_gem_object_unreference(&obj
->base
);
4443 mutex_unlock(&dev
->struct_mutex
);
4447 void i915_gem_object_init(struct drm_i915_gem_object
*obj
,
4448 const struct drm_i915_gem_object_ops
*ops
)
4452 INIT_LIST_HEAD(&obj
->global_list
);
4453 for (i
= 0; i
< I915_NUM_RINGS
; i
++)
4454 INIT_LIST_HEAD(&obj
->ring_list
[i
]);
4455 INIT_LIST_HEAD(&obj
->obj_exec_link
);
4456 INIT_LIST_HEAD(&obj
->vma_list
);
4457 INIT_LIST_HEAD(&obj
->batch_pool_link
);
4461 obj
->fence_reg
= I915_FENCE_REG_NONE
;
4462 obj
->madv
= I915_MADV_WILLNEED
;
4464 i915_gem_info_add_obj(obj
->base
.dev
->dev_private
, obj
->base
.size
);
4467 static const struct drm_i915_gem_object_ops i915_gem_object_ops
= {
4468 .get_pages
= i915_gem_object_get_pages_gtt
,
4469 .put_pages
= i915_gem_object_put_pages_gtt
,
4472 struct drm_i915_gem_object
*i915_gem_alloc_object(struct drm_device
*dev
,
4475 struct drm_i915_gem_object
*obj
;
4476 struct address_space
*mapping
;
4479 obj
= i915_gem_object_alloc(dev
);
4483 if (drm_gem_object_init(dev
, &obj
->base
, size
) != 0) {
4484 i915_gem_object_free(obj
);
4488 mask
= GFP_HIGHUSER
| __GFP_RECLAIMABLE
;
4489 if (IS_CRESTLINE(dev
) || IS_BROADWATER(dev
)) {
4490 /* 965gm cannot relocate objects above 4GiB. */
4491 mask
&= ~__GFP_HIGHMEM
;
4492 mask
|= __GFP_DMA32
;
4495 mapping
= file_inode(obj
->base
.filp
)->i_mapping
;
4496 mapping_set_gfp_mask(mapping
, mask
);
4498 i915_gem_object_init(obj
, &i915_gem_object_ops
);
4500 obj
->base
.write_domain
= I915_GEM_DOMAIN_CPU
;
4501 obj
->base
.read_domains
= I915_GEM_DOMAIN_CPU
;
4504 /* On some devices, we can have the GPU use the LLC (the CPU
4505 * cache) for about a 10% performance improvement
4506 * compared to uncached. Graphics requests other than
4507 * display scanout are coherent with the CPU in
4508 * accessing this cache. This means in this mode we
4509 * don't need to clflush on the CPU side, and on the
4510 * GPU side we only need to flush internal caches to
4511 * get data visible to the CPU.
4513 * However, we maintain the display planes as UC, and so
4514 * need to rebind when first used as such.
4516 obj
->cache_level
= I915_CACHE_LLC
;
4518 obj
->cache_level
= I915_CACHE_NONE
;
4520 trace_i915_gem_object_create(obj
);
4525 static bool discard_backing_storage(struct drm_i915_gem_object
*obj
)
4527 /* If we are the last user of the backing storage (be it shmemfs
4528 * pages or stolen etc), we know that the pages are going to be
4529 * immediately released. In this case, we can then skip copying
4530 * back the contents from the GPU.
4533 if (obj
->madv
!= I915_MADV_WILLNEED
)
4536 if (obj
->base
.filp
== NULL
)
4539 /* At first glance, this looks racy, but then again so would be
4540 * userspace racing mmap against close. However, the first external
4541 * reference to the filp can only be obtained through the
4542 * i915_gem_mmap_ioctl() which safeguards us against the user
4543 * acquiring such a reference whilst we are in the middle of
4544 * freeing the object.
4546 return atomic_long_read(&obj
->base
.filp
->f_count
) == 1;
4549 void i915_gem_free_object(struct drm_gem_object
*gem_obj
)
4551 struct drm_i915_gem_object
*obj
= to_intel_bo(gem_obj
);
4552 struct drm_device
*dev
= obj
->base
.dev
;
4553 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4554 struct i915_vma
*vma
, *next
;
4556 intel_runtime_pm_get(dev_priv
);
4558 trace_i915_gem_object_destroy(obj
);
4560 list_for_each_entry_safe(vma
, next
, &obj
->vma_list
, vma_link
) {
4564 ret
= i915_vma_unbind(vma
);
4565 if (WARN_ON(ret
== -ERESTARTSYS
)) {
4566 bool was_interruptible
;
4568 was_interruptible
= dev_priv
->mm
.interruptible
;
4569 dev_priv
->mm
.interruptible
= false;
4571 WARN_ON(i915_vma_unbind(vma
));
4573 dev_priv
->mm
.interruptible
= was_interruptible
;
4577 /* Stolen objects don't hold a ref, but do hold pin count. Fix that up
4578 * before progressing. */
4580 i915_gem_object_unpin_pages(obj
);
4582 WARN_ON(obj
->frontbuffer_bits
);
4584 if (obj
->pages
&& obj
->madv
== I915_MADV_WILLNEED
&&
4585 dev_priv
->quirks
& QUIRK_PIN_SWIZZLED_PAGES
&&
4586 obj
->tiling_mode
!= I915_TILING_NONE
)
4587 i915_gem_object_unpin_pages(obj
);
4589 if (WARN_ON(obj
->pages_pin_count
))
4590 obj
->pages_pin_count
= 0;
4591 if (discard_backing_storage(obj
))
4592 obj
->madv
= I915_MADV_DONTNEED
;
4593 i915_gem_object_put_pages(obj
);
4594 i915_gem_object_free_mmap_offset(obj
);
4598 if (obj
->base
.import_attach
)
4599 drm_prime_gem_destroy(&obj
->base
, NULL
);
4601 if (obj
->ops
->release
)
4602 obj
->ops
->release(obj
);
4604 drm_gem_object_release(&obj
->base
);
4605 i915_gem_info_remove_obj(dev_priv
, obj
->base
.size
);
4608 i915_gem_object_free(obj
);
4610 intel_runtime_pm_put(dev_priv
);
4613 struct i915_vma
*i915_gem_obj_to_vma(struct drm_i915_gem_object
*obj
,
4614 struct i915_address_space
*vm
)
4616 struct i915_vma
*vma
;
4617 list_for_each_entry(vma
, &obj
->vma_list
, vma_link
) {
4618 if (vma
->ggtt_view
.type
== I915_GGTT_VIEW_NORMAL
&&
4625 struct i915_vma
*i915_gem_obj_to_ggtt_view(struct drm_i915_gem_object
*obj
,
4626 const struct i915_ggtt_view
*view
)
4628 struct i915_address_space
*ggtt
= i915_obj_to_ggtt(obj
);
4629 struct i915_vma
*vma
;
4631 if (WARN_ONCE(!view
, "no view specified"))
4632 return ERR_PTR(-EINVAL
);
4634 list_for_each_entry(vma
, &obj
->vma_list
, vma_link
)
4635 if (vma
->vm
== ggtt
&&
4636 i915_ggtt_view_equal(&vma
->ggtt_view
, view
))
4641 void i915_gem_vma_destroy(struct i915_vma
*vma
)
4643 struct i915_address_space
*vm
= NULL
;
4644 WARN_ON(vma
->node
.allocated
);
4646 /* Keep the vma as a placeholder in the execbuffer reservation lists */
4647 if (!list_empty(&vma
->exec_list
))
4652 if (!i915_is_ggtt(vm
))
4653 i915_ppgtt_put(i915_vm_to_ppgtt(vm
));
4655 list_del(&vma
->vma_link
);
4657 kmem_cache_free(to_i915(vma
->obj
->base
.dev
)->vmas
, vma
);
4661 i915_gem_stop_ringbuffers(struct drm_device
*dev
)
4663 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4664 struct intel_engine_cs
*ring
;
4667 for_each_ring(ring
, dev_priv
, i
)
4668 dev_priv
->gt
.stop_ring(ring
);
4672 i915_gem_suspend(struct drm_device
*dev
)
4674 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4677 mutex_lock(&dev
->struct_mutex
);
4678 ret
= i915_gpu_idle(dev
);
4682 i915_gem_retire_requests(dev
);
4684 i915_gem_stop_ringbuffers(dev
);
4685 mutex_unlock(&dev
->struct_mutex
);
4687 cancel_delayed_work_sync(&dev_priv
->gpu_error
.hangcheck_work
);
4688 cancel_delayed_work_sync(&dev_priv
->mm
.retire_work
);
4689 flush_delayed_work(&dev_priv
->mm
.idle_work
);
4691 /* Assert that we sucessfully flushed all the work and
4692 * reset the GPU back to its idle, low power state.
4694 WARN_ON(dev_priv
->mm
.busy
);
4699 mutex_unlock(&dev
->struct_mutex
);
4703 int i915_gem_l3_remap(struct drm_i915_gem_request
*req
, int slice
)
4705 struct intel_engine_cs
*ring
= req
->ring
;
4706 struct drm_device
*dev
= ring
->dev
;
4707 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4708 u32
*remap_info
= dev_priv
->l3_parity
.remap_info
[slice
];
4711 if (!HAS_L3_DPF(dev
) || !remap_info
)
4714 ret
= intel_ring_begin(req
, GEN7_L3LOG_SIZE
/ 4 * 3);
4719 * Note: We do not worry about the concurrent register cacheline hang
4720 * here because no other code should access these registers other than
4721 * at initialization time.
4723 for (i
= 0; i
< GEN7_L3LOG_SIZE
/ 4; i
++) {
4724 intel_ring_emit(ring
, MI_LOAD_REGISTER_IMM(1));
4725 intel_ring_emit_reg(ring
, GEN7_L3LOG(slice
, i
));
4726 intel_ring_emit(ring
, remap_info
[i
]);
4729 intel_ring_advance(ring
);
4734 void i915_gem_init_swizzling(struct drm_device
*dev
)
4736 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4738 if (INTEL_INFO(dev
)->gen
< 5 ||
4739 dev_priv
->mm
.bit_6_swizzle_x
== I915_BIT_6_SWIZZLE_NONE
)
4742 I915_WRITE(DISP_ARB_CTL
, I915_READ(DISP_ARB_CTL
) |
4743 DISP_TILE_SURFACE_SWIZZLING
);
4748 I915_WRITE(TILECTL
, I915_READ(TILECTL
) | TILECTL_SWZCTL
);
4750 I915_WRITE(ARB_MODE
, _MASKED_BIT_ENABLE(ARB_MODE_SWIZZLE_SNB
));
4751 else if (IS_GEN7(dev
))
4752 I915_WRITE(ARB_MODE
, _MASKED_BIT_ENABLE(ARB_MODE_SWIZZLE_IVB
));
4753 else if (IS_GEN8(dev
))
4754 I915_WRITE(GAMTARBMODE
, _MASKED_BIT_ENABLE(ARB_MODE_SWIZZLE_BDW
));
4759 static void init_unused_ring(struct drm_device
*dev
, u32 base
)
4761 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4763 I915_WRITE(RING_CTL(base
), 0);
4764 I915_WRITE(RING_HEAD(base
), 0);
4765 I915_WRITE(RING_TAIL(base
), 0);
4766 I915_WRITE(RING_START(base
), 0);
4769 static void init_unused_rings(struct drm_device
*dev
)
4772 init_unused_ring(dev
, PRB1_BASE
);
4773 init_unused_ring(dev
, SRB0_BASE
);
4774 init_unused_ring(dev
, SRB1_BASE
);
4775 init_unused_ring(dev
, SRB2_BASE
);
4776 init_unused_ring(dev
, SRB3_BASE
);
4777 } else if (IS_GEN2(dev
)) {
4778 init_unused_ring(dev
, SRB0_BASE
);
4779 init_unused_ring(dev
, SRB1_BASE
);
4780 } else if (IS_GEN3(dev
)) {
4781 init_unused_ring(dev
, PRB1_BASE
);
4782 init_unused_ring(dev
, PRB2_BASE
);
4786 int i915_gem_init_rings(struct drm_device
*dev
)
4788 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4791 ret
= intel_init_render_ring_buffer(dev
);
4796 ret
= intel_init_bsd_ring_buffer(dev
);
4798 goto cleanup_render_ring
;
4802 ret
= intel_init_blt_ring_buffer(dev
);
4804 goto cleanup_bsd_ring
;
4807 if (HAS_VEBOX(dev
)) {
4808 ret
= intel_init_vebox_ring_buffer(dev
);
4810 goto cleanup_blt_ring
;
4813 if (HAS_BSD2(dev
)) {
4814 ret
= intel_init_bsd2_ring_buffer(dev
);
4816 goto cleanup_vebox_ring
;
4822 intel_cleanup_ring_buffer(&dev_priv
->ring
[VECS
]);
4824 intel_cleanup_ring_buffer(&dev_priv
->ring
[BCS
]);
4826 intel_cleanup_ring_buffer(&dev_priv
->ring
[VCS
]);
4827 cleanup_render_ring
:
4828 intel_cleanup_ring_buffer(&dev_priv
->ring
[RCS
]);
4834 i915_gem_init_hw(struct drm_device
*dev
)
4836 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4837 struct intel_engine_cs
*ring
;
4840 if (INTEL_INFO(dev
)->gen
< 6 && !intel_enable_gtt())
4843 /* Double layer security blanket, see i915_gem_init() */
4844 intel_uncore_forcewake_get(dev_priv
, FORCEWAKE_ALL
);
4846 if (dev_priv
->ellc_size
)
4847 I915_WRITE(HSW_IDICR
, I915_READ(HSW_IDICR
) | IDIHASHMSK(0xf));
4849 if (IS_HASWELL(dev
))
4850 I915_WRITE(MI_PREDICATE_RESULT_2
, IS_HSW_GT3(dev
) ?
4851 LOWER_SLICE_ENABLED
: LOWER_SLICE_DISABLED
);
4853 if (HAS_PCH_NOP(dev
)) {
4854 if (IS_IVYBRIDGE(dev
)) {
4855 u32 temp
= I915_READ(GEN7_MSG_CTL
);
4856 temp
&= ~(WAIT_FOR_PCH_FLR_ACK
| WAIT_FOR_PCH_RESET_ACK
);
4857 I915_WRITE(GEN7_MSG_CTL
, temp
);
4858 } else if (INTEL_INFO(dev
)->gen
>= 7) {
4859 u32 temp
= I915_READ(HSW_NDE_RSTWRN_OPT
);
4860 temp
&= ~RESET_PCH_HANDSHAKE_ENABLE
;
4861 I915_WRITE(HSW_NDE_RSTWRN_OPT
, temp
);
4865 i915_gem_init_swizzling(dev
);
4868 * At least 830 can leave some of the unused rings
4869 * "active" (ie. head != tail) after resume which
4870 * will prevent c3 entry. Makes sure all unused rings
4873 init_unused_rings(dev
);
4875 BUG_ON(!dev_priv
->kernel_context
);
4877 ret
= i915_ppgtt_init_hw(dev
);
4879 DRM_ERROR("PPGTT enable HW failed %d\n", ret
);
4883 /* Need to do basic initialisation of all rings first: */
4884 for_each_ring(ring
, dev_priv
, i
) {
4885 ret
= ring
->init_hw(ring
);
4890 /* We can't enable contexts until all firmware is loaded */
4891 if (HAS_GUC_UCODE(dev
)) {
4892 ret
= intel_guc_ucode_load(dev
);
4894 DRM_ERROR("Failed to initialize GuC, error %d\n", ret
);
4901 * Increment the next seqno by 0x100 so we have a visible break
4902 * on re-initialisation
4904 ret
= i915_gem_set_seqno(dev
, dev_priv
->next_seqno
+0x100);
4908 /* Now it is safe to go back round and do everything else: */
4909 for_each_ring(ring
, dev_priv
, i
) {
4910 struct drm_i915_gem_request
*req
;
4912 req
= i915_gem_request_alloc(ring
, NULL
);
4915 i915_gem_cleanup_ringbuffer(dev
);
4919 if (ring
->id
== RCS
) {
4920 for (j
= 0; j
< NUM_L3_SLICES(dev
); j
++)
4921 i915_gem_l3_remap(req
, j
);
4924 ret
= i915_ppgtt_init_ring(req
);
4925 if (ret
&& ret
!= -EIO
) {
4926 DRM_ERROR("PPGTT enable ring #%d failed %d\n", i
, ret
);
4927 i915_gem_request_cancel(req
);
4928 i915_gem_cleanup_ringbuffer(dev
);
4932 ret
= i915_gem_context_enable(req
);
4933 if (ret
&& ret
!= -EIO
) {
4934 DRM_ERROR("Context enable ring #%d failed %d\n", i
, ret
);
4935 i915_gem_request_cancel(req
);
4936 i915_gem_cleanup_ringbuffer(dev
);
4940 i915_add_request_no_flush(req
);
4944 intel_uncore_forcewake_put(dev_priv
, FORCEWAKE_ALL
);
4948 int i915_gem_init(struct drm_device
*dev
)
4950 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4953 i915
.enable_execlists
= intel_sanitize_enable_execlists(dev
,
4954 i915
.enable_execlists
);
4956 mutex_lock(&dev
->struct_mutex
);
4958 if (!i915
.enable_execlists
) {
4959 dev_priv
->gt
.execbuf_submit
= i915_gem_ringbuffer_submission
;
4960 dev_priv
->gt
.init_rings
= i915_gem_init_rings
;
4961 dev_priv
->gt
.cleanup_ring
= intel_cleanup_ring_buffer
;
4962 dev_priv
->gt
.stop_ring
= intel_stop_ring_buffer
;
4964 dev_priv
->gt
.execbuf_submit
= intel_execlists_submission
;
4965 dev_priv
->gt
.init_rings
= intel_logical_rings_init
;
4966 dev_priv
->gt
.cleanup_ring
= intel_logical_ring_cleanup
;
4967 dev_priv
->gt
.stop_ring
= intel_logical_ring_stop
;
4970 /* This is just a security blanket to placate dragons.
4971 * On some systems, we very sporadically observe that the first TLBs
4972 * used by the CS may be stale, despite us poking the TLB reset. If
4973 * we hold the forcewake during initialisation these problems
4974 * just magically go away.
4976 intel_uncore_forcewake_get(dev_priv
, FORCEWAKE_ALL
);
4978 ret
= i915_gem_init_userptr(dev
);
4982 i915_gem_init_global_gtt(dev
);
4984 ret
= i915_gem_context_init(dev
);
4988 ret
= dev_priv
->gt
.init_rings(dev
);
4992 ret
= i915_gem_init_hw(dev
);
4994 /* Allow ring initialisation to fail by marking the GPU as
4995 * wedged. But we only want to do this where the GPU is angry,
4996 * for all other failure, such as an allocation failure, bail.
4998 DRM_ERROR("Failed to initialize GPU, declaring it wedged\n");
4999 atomic_or(I915_WEDGED
, &dev_priv
->gpu_error
.reset_counter
);
5004 intel_uncore_forcewake_put(dev_priv
, FORCEWAKE_ALL
);
5005 mutex_unlock(&dev
->struct_mutex
);
5011 i915_gem_cleanup_ringbuffer(struct drm_device
*dev
)
5013 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5014 struct intel_engine_cs
*ring
;
5017 for_each_ring(ring
, dev_priv
, i
)
5018 dev_priv
->gt
.cleanup_ring(ring
);
5020 if (i915
.enable_execlists
)
5022 * Neither the BIOS, ourselves or any other kernel
5023 * expects the system to be in execlists mode on startup,
5024 * so we need to reset the GPU back to legacy mode.
5026 intel_gpu_reset(dev
);
5030 init_ring_lists(struct intel_engine_cs
*ring
)
5032 INIT_LIST_HEAD(&ring
->active_list
);
5033 INIT_LIST_HEAD(&ring
->request_list
);
5037 i915_gem_load_init(struct drm_device
*dev
)
5039 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5043 kmem_cache_create("i915_gem_object",
5044 sizeof(struct drm_i915_gem_object
), 0,
5048 kmem_cache_create("i915_gem_vma",
5049 sizeof(struct i915_vma
), 0,
5052 dev_priv
->requests
=
5053 kmem_cache_create("i915_gem_request",
5054 sizeof(struct drm_i915_gem_request
), 0,
5058 INIT_LIST_HEAD(&dev_priv
->vm_list
);
5059 INIT_LIST_HEAD(&dev_priv
->context_list
);
5060 INIT_LIST_HEAD(&dev_priv
->mm
.unbound_list
);
5061 INIT_LIST_HEAD(&dev_priv
->mm
.bound_list
);
5062 INIT_LIST_HEAD(&dev_priv
->mm
.fence_list
);
5063 for (i
= 0; i
< I915_NUM_RINGS
; i
++)
5064 init_ring_lists(&dev_priv
->ring
[i
]);
5065 for (i
= 0; i
< I915_MAX_NUM_FENCES
; i
++)
5066 INIT_LIST_HEAD(&dev_priv
->fence_regs
[i
].lru_list
);
5067 INIT_DELAYED_WORK(&dev_priv
->mm
.retire_work
,
5068 i915_gem_retire_work_handler
);
5069 INIT_DELAYED_WORK(&dev_priv
->mm
.idle_work
,
5070 i915_gem_idle_work_handler
);
5071 init_waitqueue_head(&dev_priv
->gpu_error
.reset_queue
);
5073 dev_priv
->relative_constants_mode
= I915_EXEC_CONSTANTS_REL_GENERAL
;
5075 if (INTEL_INFO(dev
)->gen
>= 7 && !IS_VALLEYVIEW(dev
) && !IS_CHERRYVIEW(dev
))
5076 dev_priv
->num_fence_regs
= 32;
5077 else if (INTEL_INFO(dev
)->gen
>= 4 || IS_I945G(dev
) || IS_I945GM(dev
) || IS_G33(dev
))
5078 dev_priv
->num_fence_regs
= 16;
5080 dev_priv
->num_fence_regs
= 8;
5082 if (intel_vgpu_active(dev
))
5083 dev_priv
->num_fence_regs
=
5084 I915_READ(vgtif_reg(avail_rs
.fence_num
));
5087 * Set initial sequence number for requests.
5088 * Using this number allows the wraparound to happen early,
5089 * catching any obvious problems.
5091 dev_priv
->next_seqno
= ((u32
)~0 - 0x1100);
5092 dev_priv
->last_seqno
= ((u32
)~0 - 0x1101);
5094 /* Initialize fence registers to zero */
5095 INIT_LIST_HEAD(&dev_priv
->mm
.fence_list
);
5096 i915_gem_restore_fences(dev
);
5098 i915_gem_detect_bit_6_swizzle(dev
);
5099 init_waitqueue_head(&dev_priv
->pending_flip_queue
);
5101 dev_priv
->mm
.interruptible
= true;
5103 mutex_init(&dev_priv
->fb_tracking
.lock
);
5106 void i915_gem_load_cleanup(struct drm_device
*dev
)
5108 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5110 kmem_cache_destroy(dev_priv
->requests
);
5111 kmem_cache_destroy(dev_priv
->vmas
);
5112 kmem_cache_destroy(dev_priv
->objects
);
5115 void i915_gem_release(struct drm_device
*dev
, struct drm_file
*file
)
5117 struct drm_i915_file_private
*file_priv
= file
->driver_priv
;
5119 /* Clean up our request list when the client is going away, so that
5120 * later retire_requests won't dereference our soon-to-be-gone
5123 spin_lock(&file_priv
->mm
.lock
);
5124 while (!list_empty(&file_priv
->mm
.request_list
)) {
5125 struct drm_i915_gem_request
*request
;
5127 request
= list_first_entry(&file_priv
->mm
.request_list
,
5128 struct drm_i915_gem_request
,
5130 list_del(&request
->client_list
);
5131 request
->file_priv
= NULL
;
5133 spin_unlock(&file_priv
->mm
.lock
);
5135 if (!list_empty(&file_priv
->rps
.link
)) {
5136 spin_lock(&to_i915(dev
)->rps
.client_lock
);
5137 list_del(&file_priv
->rps
.link
);
5138 spin_unlock(&to_i915(dev
)->rps
.client_lock
);
5142 int i915_gem_open(struct drm_device
*dev
, struct drm_file
*file
)
5144 struct drm_i915_file_private
*file_priv
;
5147 DRM_DEBUG_DRIVER("\n");
5149 file_priv
= kzalloc(sizeof(*file_priv
), GFP_KERNEL
);
5153 file
->driver_priv
= file_priv
;
5154 file_priv
->dev_priv
= dev
->dev_private
;
5155 file_priv
->file
= file
;
5156 INIT_LIST_HEAD(&file_priv
->rps
.link
);
5158 spin_lock_init(&file_priv
->mm
.lock
);
5159 INIT_LIST_HEAD(&file_priv
->mm
.request_list
);
5161 file_priv
->bsd_ring
= -1;
5163 ret
= i915_gem_context_open(dev
, file
);
5171 * i915_gem_track_fb - update frontbuffer tracking
5172 * @old: current GEM buffer for the frontbuffer slots
5173 * @new: new GEM buffer for the frontbuffer slots
5174 * @frontbuffer_bits: bitmask of frontbuffer slots
5176 * This updates the frontbuffer tracking bits @frontbuffer_bits by clearing them
5177 * from @old and setting them in @new. Both @old and @new can be NULL.
5179 void i915_gem_track_fb(struct drm_i915_gem_object
*old
,
5180 struct drm_i915_gem_object
*new,
5181 unsigned frontbuffer_bits
)
5184 WARN_ON(!mutex_is_locked(&old
->base
.dev
->struct_mutex
));
5185 WARN_ON(!(old
->frontbuffer_bits
& frontbuffer_bits
));
5186 old
->frontbuffer_bits
&= ~frontbuffer_bits
;
5190 WARN_ON(!mutex_is_locked(&new->base
.dev
->struct_mutex
));
5191 WARN_ON(new->frontbuffer_bits
& frontbuffer_bits
);
5192 new->frontbuffer_bits
|= frontbuffer_bits
;
5196 /* All the new VM stuff */
5197 u64
i915_gem_obj_offset(struct drm_i915_gem_object
*o
,
5198 struct i915_address_space
*vm
)
5200 struct drm_i915_private
*dev_priv
= o
->base
.dev
->dev_private
;
5201 struct i915_vma
*vma
;
5203 WARN_ON(vm
== &dev_priv
->mm
.aliasing_ppgtt
->base
);
5205 list_for_each_entry(vma
, &o
->vma_list
, vma_link
) {
5206 if (i915_is_ggtt(vma
->vm
) &&
5207 vma
->ggtt_view
.type
!= I915_GGTT_VIEW_NORMAL
)
5210 return vma
->node
.start
;
5213 WARN(1, "%s vma for this object not found.\n",
5214 i915_is_ggtt(vm
) ? "global" : "ppgtt");
5218 u64
i915_gem_obj_ggtt_offset_view(struct drm_i915_gem_object
*o
,
5219 const struct i915_ggtt_view
*view
)
5221 struct i915_address_space
*ggtt
= i915_obj_to_ggtt(o
);
5222 struct i915_vma
*vma
;
5224 list_for_each_entry(vma
, &o
->vma_list
, vma_link
)
5225 if (vma
->vm
== ggtt
&&
5226 i915_ggtt_view_equal(&vma
->ggtt_view
, view
))
5227 return vma
->node
.start
;
5229 WARN(1, "global vma for this object not found. (view=%u)\n", view
->type
);
5233 bool i915_gem_obj_bound(struct drm_i915_gem_object
*o
,
5234 struct i915_address_space
*vm
)
5236 struct i915_vma
*vma
;
5238 list_for_each_entry(vma
, &o
->vma_list
, vma_link
) {
5239 if (i915_is_ggtt(vma
->vm
) &&
5240 vma
->ggtt_view
.type
!= I915_GGTT_VIEW_NORMAL
)
5242 if (vma
->vm
== vm
&& drm_mm_node_allocated(&vma
->node
))
5249 bool i915_gem_obj_ggtt_bound_view(struct drm_i915_gem_object
*o
,
5250 const struct i915_ggtt_view
*view
)
5252 struct i915_address_space
*ggtt
= i915_obj_to_ggtt(o
);
5253 struct i915_vma
*vma
;
5255 list_for_each_entry(vma
, &o
->vma_list
, vma_link
)
5256 if (vma
->vm
== ggtt
&&
5257 i915_ggtt_view_equal(&vma
->ggtt_view
, view
) &&
5258 drm_mm_node_allocated(&vma
->node
))
5264 bool i915_gem_obj_bound_any(struct drm_i915_gem_object
*o
)
5266 struct i915_vma
*vma
;
5268 list_for_each_entry(vma
, &o
->vma_list
, vma_link
)
5269 if (drm_mm_node_allocated(&vma
->node
))
5275 unsigned long i915_gem_obj_size(struct drm_i915_gem_object
*o
,
5276 struct i915_address_space
*vm
)
5278 struct drm_i915_private
*dev_priv
= o
->base
.dev
->dev_private
;
5279 struct i915_vma
*vma
;
5281 WARN_ON(vm
== &dev_priv
->mm
.aliasing_ppgtt
->base
);
5283 BUG_ON(list_empty(&o
->vma_list
));
5285 list_for_each_entry(vma
, &o
->vma_list
, vma_link
) {
5286 if (i915_is_ggtt(vma
->vm
) &&
5287 vma
->ggtt_view
.type
!= I915_GGTT_VIEW_NORMAL
)
5290 return vma
->node
.size
;
5295 bool i915_gem_obj_is_pinned(struct drm_i915_gem_object
*obj
)
5297 struct i915_vma
*vma
;
5298 list_for_each_entry(vma
, &obj
->vma_list
, vma_link
)
5299 if (vma
->pin_count
> 0)
5305 /* Like i915_gem_object_get_page(), but mark the returned page dirty */
5307 i915_gem_object_get_dirty_page(struct drm_i915_gem_object
*obj
, int n
)
5311 /* Only default objects have per-page dirty tracking */
5312 if (WARN_ON(obj
->ops
!= &i915_gem_object_ops
))
5315 page
= i915_gem_object_get_page(obj
, n
);
5316 set_page_dirty(page
);
5320 /* Allocate a new GEM object and fill it with the supplied data */
5321 struct drm_i915_gem_object
*
5322 i915_gem_object_create_from_data(struct drm_device
*dev
,
5323 const void *data
, size_t size
)
5325 struct drm_i915_gem_object
*obj
;
5326 struct sg_table
*sg
;
5330 obj
= i915_gem_alloc_object(dev
, round_up(size
, PAGE_SIZE
));
5331 if (IS_ERR_OR_NULL(obj
))
5334 ret
= i915_gem_object_set_to_cpu_domain(obj
, true);
5338 ret
= i915_gem_object_get_pages(obj
);
5342 i915_gem_object_pin_pages(obj
);
5344 bytes
= sg_copy_from_buffer(sg
->sgl
, sg
->nents
, (void *)data
, size
);
5345 obj
->dirty
= 1; /* Backing store is now out of date */
5346 i915_gem_object_unpin_pages(obj
);
5348 if (WARN_ON(bytes
!= size
)) {
5349 DRM_ERROR("Incomplete copy, wrote %zu of %zu", bytes
, size
);
5357 drm_gem_object_unreference(&obj
->base
);
5358 return ERR_PTR(ret
);