2 * Copyright © 2010 Daniel Vetter
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
26 #include <drm/i915_drm.h>
28 #include "i915_trace.h"
29 #include "intel_drv.h"
31 #define GEN6_PPGTT_PD_ENTRIES 512
32 #define I915_PPGTT_PT_ENTRIES (PAGE_SIZE / sizeof(gen6_gtt_pte_t))
33 typedef uint64_t gen8_gtt_pte_t
;
34 typedef gen8_gtt_pte_t gen8_ppgtt_pde_t
;
37 #define GEN6_GTT_ADDR_ENCODE(addr) ((addr) | (((addr) >> 28) & 0xff0))
38 #define HSW_GTT_ADDR_ENCODE(addr) ((addr) | (((addr) >> 28) & 0x7f0))
40 #define GEN6_PDE_VALID (1 << 0)
41 /* gen6+ has bit 11-4 for physical addr bit 39-32 */
42 #define GEN6_PDE_ADDR_ENCODE(addr) GEN6_GTT_ADDR_ENCODE(addr)
44 #define GEN6_PTE_VALID (1 << 0)
45 #define GEN6_PTE_UNCACHED (1 << 1)
46 #define HSW_PTE_UNCACHED (0)
47 #define GEN6_PTE_CACHE_LLC (2 << 1)
48 #define GEN7_PTE_CACHE_L3_LLC (3 << 1)
49 #define GEN6_PTE_ADDR_ENCODE(addr) GEN6_GTT_ADDR_ENCODE(addr)
50 #define HSW_PTE_ADDR_ENCODE(addr) HSW_GTT_ADDR_ENCODE(addr)
52 /* Cacheability Control is a 4-bit value. The low three bits are stored in *
53 * bits 3:1 of the PTE, while the fourth bit is stored in bit 11 of the PTE.
55 #define HSW_CACHEABILITY_CONTROL(bits) ((((bits) & 0x7) << 1) | \
56 (((bits) & 0x8) << (11 - 3)))
57 #define HSW_WB_LLC_AGE3 HSW_CACHEABILITY_CONTROL(0x2)
58 #define HSW_WB_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0x3)
59 #define HSW_WB_ELLC_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0xb)
60 #define HSW_WT_ELLC_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0x6)
62 #define GEN8_PDES_PER_PAGE (PAGE_SIZE / sizeof(gen8_ppgtt_pde_t))
63 #define GEN8_LEGACY_PDPS 4
65 #define PPAT_UNCACHED_INDEX (_PAGE_PWT | _PAGE_PCD)
66 #define PPAT_CACHED_PDE_INDEX 0 /* WB LLC */
67 #define PPAT_CACHED_INDEX _PAGE_PAT /* WB LLCeLLC */
68 #define PPAT_DISPLAY_ELLC_INDEX _PAGE_PCD /* WT eLLC */
70 static inline gen8_gtt_pte_t
gen8_pte_encode(dma_addr_t addr
,
71 enum i915_cache_level level
,
74 gen8_gtt_pte_t pte
= valid
? _PAGE_PRESENT
| _PAGE_RW
: 0;
76 if (level
!= I915_CACHE_NONE
)
77 pte
|= PPAT_CACHED_INDEX
;
79 pte
|= PPAT_UNCACHED_INDEX
;
83 static inline gen8_ppgtt_pde_t
gen8_pde_encode(struct drm_device
*dev
,
85 enum i915_cache_level level
)
87 gen8_ppgtt_pde_t pde
= _PAGE_PRESENT
| _PAGE_RW
;
89 if (level
!= I915_CACHE_NONE
)
90 pde
|= PPAT_CACHED_PDE_INDEX
;
92 pde
|= PPAT_UNCACHED_INDEX
;
96 static gen6_gtt_pte_t
snb_pte_encode(dma_addr_t addr
,
97 enum i915_cache_level level
,
100 gen6_gtt_pte_t pte
= valid
? GEN6_PTE_VALID
: 0;
101 pte
|= GEN6_PTE_ADDR_ENCODE(addr
);
104 case I915_CACHE_L3_LLC
:
106 pte
|= GEN6_PTE_CACHE_LLC
;
108 case I915_CACHE_NONE
:
109 pte
|= GEN6_PTE_UNCACHED
;
118 static gen6_gtt_pte_t
ivb_pte_encode(dma_addr_t addr
,
119 enum i915_cache_level level
,
122 gen6_gtt_pte_t pte
= valid
? GEN6_PTE_VALID
: 0;
123 pte
|= GEN6_PTE_ADDR_ENCODE(addr
);
126 case I915_CACHE_L3_LLC
:
127 pte
|= GEN7_PTE_CACHE_L3_LLC
;
130 pte
|= GEN6_PTE_CACHE_LLC
;
132 case I915_CACHE_NONE
:
133 pte
|= GEN6_PTE_UNCACHED
;
142 #define BYT_PTE_WRITEABLE (1 << 1)
143 #define BYT_PTE_SNOOPED_BY_CPU_CACHES (1 << 2)
145 static gen6_gtt_pte_t
byt_pte_encode(dma_addr_t addr
,
146 enum i915_cache_level level
,
149 gen6_gtt_pte_t pte
= valid
? GEN6_PTE_VALID
: 0;
150 pte
|= GEN6_PTE_ADDR_ENCODE(addr
);
152 /* Mark the page as writeable. Other platforms don't have a
153 * setting for read-only/writable, so this matches that behavior.
155 pte
|= BYT_PTE_WRITEABLE
;
157 if (level
!= I915_CACHE_NONE
)
158 pte
|= BYT_PTE_SNOOPED_BY_CPU_CACHES
;
163 static gen6_gtt_pte_t
hsw_pte_encode(dma_addr_t addr
,
164 enum i915_cache_level level
,
167 gen6_gtt_pte_t pte
= valid
? GEN6_PTE_VALID
: 0;
168 pte
|= HSW_PTE_ADDR_ENCODE(addr
);
170 if (level
!= I915_CACHE_NONE
)
171 pte
|= HSW_WB_LLC_AGE3
;
176 static gen6_gtt_pte_t
iris_pte_encode(dma_addr_t addr
,
177 enum i915_cache_level level
,
180 gen6_gtt_pte_t pte
= valid
? GEN6_PTE_VALID
: 0;
181 pte
|= HSW_PTE_ADDR_ENCODE(addr
);
184 case I915_CACHE_NONE
:
187 pte
|= HSW_WT_ELLC_LLC_AGE0
;
190 pte
|= HSW_WB_ELLC_LLC_AGE0
;
197 static void gen8_ppgtt_cleanup(struct i915_address_space
*vm
)
199 struct i915_hw_ppgtt
*ppgtt
=
200 container_of(vm
, struct i915_hw_ppgtt
, base
);
203 for (i
= 0; i
< ppgtt
->num_pd_pages
; i
++) {
204 if (ppgtt
->pd_dma_addr
[i
]) {
205 pci_unmap_page(ppgtt
->base
.dev
->pdev
,
206 ppgtt
->pd_dma_addr
[i
],
207 PAGE_SIZE
, PCI_DMA_BIDIRECTIONAL
);
209 for (j
= 0; j
< GEN8_PDES_PER_PAGE
; j
++) {
210 dma_addr_t addr
= ppgtt
->gen8_pt_dma_addr
[i
][j
];
212 pci_unmap_page(ppgtt
->base
.dev
->pdev
,
215 PCI_DMA_BIDIRECTIONAL
);
219 kfree(ppgtt
->gen8_pt_dma_addr
[i
]);
222 __free_pages(ppgtt
->gen8_pt_pages
, ppgtt
->num_pt_pages
<< PAGE_SHIFT
);
223 __free_pages(ppgtt
->pd_pages
, ppgtt
->num_pd_pages
<< PAGE_SHIFT
);
227 * GEN8 legacy ppgtt programming is accomplished through 4 PDP registers with a
228 * net effect resembling a 2-level page table in normal x86 terms. Each PDP
229 * represents 1GB of memory
230 * 4 * 512 * 512 * 4096 = 4GB legacy 32b address space.
232 * TODO: Do something with the size parameter
234 static int gen8_ppgtt_init(struct i915_hw_ppgtt
*ppgtt
, uint64_t size
)
236 struct page
*pt_pages
;
237 int i
, j
, ret
= -ENOMEM
;
238 const int max_pdp
= DIV_ROUND_UP(size
, 1 << 30);
239 const int num_pt_pages
= GEN8_PDES_PER_PAGE
* max_pdp
;
242 DRM_INFO("Pages will be wasted unless GTT size (%llu) is divisible by 1GB\n", size
);
244 /* FIXME: split allocation into smaller pieces. For now we only ever do
245 * this once, but with full PPGTT, the multiple contiguous allocations
248 ppgtt
->pd_pages
= alloc_pages(GFP_KERNEL
, get_order(max_pdp
<< PAGE_SHIFT
));
249 if (!ppgtt
->pd_pages
)
252 pt_pages
= alloc_pages(GFP_KERNEL
, get_order(num_pt_pages
<< PAGE_SHIFT
));
254 __free_pages(ppgtt
->pd_pages
, get_order(max_pdp
<< PAGE_SHIFT
));
258 ppgtt
->gen8_pt_pages
= pt_pages
;
259 ppgtt
->num_pd_pages
= 1 << get_order(max_pdp
<< PAGE_SHIFT
);
260 ppgtt
->num_pt_pages
= 1 << get_order(num_pt_pages
<< PAGE_SHIFT
);
261 ppgtt
->num_pd_entries
= max_pdp
* GEN8_PDES_PER_PAGE
;
262 ppgtt
->base
.clear_range
= NULL
;
263 ppgtt
->base
.insert_entries
= NULL
;
264 ppgtt
->base
.cleanup
= gen8_ppgtt_cleanup
;
266 BUG_ON(ppgtt
->num_pd_pages
> GEN8_LEGACY_PDPS
);
269 * - Create a mapping for the page directories.
270 * - For each page directory:
271 * allocate space for page table mappings.
272 * map each page table
274 for (i
= 0; i
< max_pdp
; i
++) {
276 temp
= pci_map_page(ppgtt
->base
.dev
->pdev
,
277 &ppgtt
->pd_pages
[i
], 0,
278 PAGE_SIZE
, PCI_DMA_BIDIRECTIONAL
);
279 if (pci_dma_mapping_error(ppgtt
->base
.dev
->pdev
, temp
))
282 ppgtt
->pd_dma_addr
[i
] = temp
;
284 ppgtt
->gen8_pt_dma_addr
[i
] = kmalloc(sizeof(dma_addr_t
) * GEN8_PDES_PER_PAGE
, GFP_KERNEL
);
285 if (!ppgtt
->gen8_pt_dma_addr
[i
])
288 for (j
= 0; j
< GEN8_PDES_PER_PAGE
; j
++) {
289 struct page
*p
= &pt_pages
[i
* GEN8_PDES_PER_PAGE
+ j
];
290 temp
= pci_map_page(ppgtt
->base
.dev
->pdev
,
292 PCI_DMA_BIDIRECTIONAL
);
294 if (pci_dma_mapping_error(ppgtt
->base
.dev
->pdev
, temp
))
297 ppgtt
->gen8_pt_dma_addr
[i
][j
] = temp
;
301 /* For now, the PPGTT helper functions all require that the PDEs are
302 * plugged in correctly. So we do that now/here. For aliasing PPGTT, we
303 * will never need to touch the PDEs again */
304 for (i
= 0; i
< max_pdp
; i
++) {
305 gen8_ppgtt_pde_t
*pd_vaddr
;
306 pd_vaddr
= kmap_atomic(&ppgtt
->pd_pages
[i
]);
307 for (j
= 0; j
< GEN8_PDES_PER_PAGE
; j
++) {
308 dma_addr_t addr
= ppgtt
->gen8_pt_dma_addr
[i
][j
];
309 pd_vaddr
[j
] = gen8_pde_encode(ppgtt
->base
.dev
, addr
,
312 kunmap_atomic(pd_vaddr
);
315 DRM_DEBUG_DRIVER("Allocated %d pages for page directories (%d wasted)\n",
316 ppgtt
->num_pd_pages
, ppgtt
->num_pd_pages
- max_pdp
);
317 DRM_DEBUG_DRIVER("Allocated %d pages for page tables (%lld wasted)\n",
319 (ppgtt
->num_pt_pages
- num_pt_pages
) +
321 return -ENOSYS
; /* Not ready yet */
324 ppgtt
->base
.cleanup(&ppgtt
->base
);
328 static void gen6_write_pdes(struct i915_hw_ppgtt
*ppgtt
)
330 struct drm_i915_private
*dev_priv
= ppgtt
->base
.dev
->dev_private
;
331 gen6_gtt_pte_t __iomem
*pd_addr
;
335 WARN_ON(ppgtt
->pd_offset
& 0x3f);
336 pd_addr
= (gen6_gtt_pte_t __iomem
*)dev_priv
->gtt
.gsm
+
337 ppgtt
->pd_offset
/ sizeof(gen6_gtt_pte_t
);
338 for (i
= 0; i
< ppgtt
->num_pd_entries
; i
++) {
341 pt_addr
= ppgtt
->pt_dma_addr
[i
];
342 pd_entry
= GEN6_PDE_ADDR_ENCODE(pt_addr
);
343 pd_entry
|= GEN6_PDE_VALID
;
345 writel(pd_entry
, pd_addr
+ i
);
350 static int gen6_ppgtt_enable(struct drm_device
*dev
)
352 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
354 struct intel_ring_buffer
*ring
;
355 struct i915_hw_ppgtt
*ppgtt
= dev_priv
->mm
.aliasing_ppgtt
;
358 BUG_ON(ppgtt
->pd_offset
& 0x3f);
360 gen6_write_pdes(ppgtt
);
362 pd_offset
= ppgtt
->pd_offset
;
363 pd_offset
/= 64; /* in cachelines, */
366 if (INTEL_INFO(dev
)->gen
== 6) {
367 uint32_t ecochk
, gab_ctl
, ecobits
;
369 ecobits
= I915_READ(GAC_ECO_BITS
);
370 I915_WRITE(GAC_ECO_BITS
, ecobits
| ECOBITS_SNB_BIT
|
371 ECOBITS_PPGTT_CACHE64B
);
373 gab_ctl
= I915_READ(GAB_CTL
);
374 I915_WRITE(GAB_CTL
, gab_ctl
| GAB_CTL_CONT_AFTER_PAGEFAULT
);
376 ecochk
= I915_READ(GAM_ECOCHK
);
377 I915_WRITE(GAM_ECOCHK
, ecochk
| ECOCHK_SNB_BIT
|
378 ECOCHK_PPGTT_CACHE64B
);
379 I915_WRITE(GFX_MODE
, _MASKED_BIT_ENABLE(GFX_PPGTT_ENABLE
));
380 } else if (INTEL_INFO(dev
)->gen
>= 7) {
381 uint32_t ecochk
, ecobits
;
383 ecobits
= I915_READ(GAC_ECO_BITS
);
384 I915_WRITE(GAC_ECO_BITS
, ecobits
| ECOBITS_PPGTT_CACHE64B
);
386 ecochk
= I915_READ(GAM_ECOCHK
);
387 if (IS_HASWELL(dev
)) {
388 ecochk
|= ECOCHK_PPGTT_WB_HSW
;
390 ecochk
|= ECOCHK_PPGTT_LLC_IVB
;
391 ecochk
&= ~ECOCHK_PPGTT_GFDT_IVB
;
393 I915_WRITE(GAM_ECOCHK
, ecochk
);
394 /* GFX_MODE is per-ring on gen7+ */
397 for_each_ring(ring
, dev_priv
, i
) {
398 if (INTEL_INFO(dev
)->gen
>= 7)
399 I915_WRITE(RING_MODE_GEN7(ring
),
400 _MASKED_BIT_ENABLE(GFX_PPGTT_ENABLE
));
402 I915_WRITE(RING_PP_DIR_DCLV(ring
), PP_DIR_DCLV_2G
);
403 I915_WRITE(RING_PP_DIR_BASE(ring
), pd_offset
);
408 /* PPGTT support for Sandybdrige/Gen6 and later */
409 static void gen6_ppgtt_clear_range(struct i915_address_space
*vm
,
410 unsigned first_entry
,
411 unsigned num_entries
,
414 struct i915_hw_ppgtt
*ppgtt
=
415 container_of(vm
, struct i915_hw_ppgtt
, base
);
416 gen6_gtt_pte_t
*pt_vaddr
, scratch_pte
;
417 unsigned act_pt
= first_entry
/ I915_PPGTT_PT_ENTRIES
;
418 unsigned first_pte
= first_entry
% I915_PPGTT_PT_ENTRIES
;
419 unsigned last_pte
, i
;
421 scratch_pte
= vm
->pte_encode(vm
->scratch
.addr
, I915_CACHE_LLC
, true);
423 while (num_entries
) {
424 last_pte
= first_pte
+ num_entries
;
425 if (last_pte
> I915_PPGTT_PT_ENTRIES
)
426 last_pte
= I915_PPGTT_PT_ENTRIES
;
428 pt_vaddr
= kmap_atomic(ppgtt
->pt_pages
[act_pt
]);
430 for (i
= first_pte
; i
< last_pte
; i
++)
431 pt_vaddr
[i
] = scratch_pte
;
433 kunmap_atomic(pt_vaddr
);
435 num_entries
-= last_pte
- first_pte
;
441 static void gen6_ppgtt_insert_entries(struct i915_address_space
*vm
,
442 struct sg_table
*pages
,
443 unsigned first_entry
,
444 enum i915_cache_level cache_level
)
446 struct i915_hw_ppgtt
*ppgtt
=
447 container_of(vm
, struct i915_hw_ppgtt
, base
);
448 gen6_gtt_pte_t
*pt_vaddr
;
449 unsigned act_pt
= first_entry
/ I915_PPGTT_PT_ENTRIES
;
450 unsigned act_pte
= first_entry
% I915_PPGTT_PT_ENTRIES
;
451 struct sg_page_iter sg_iter
;
453 pt_vaddr
= kmap_atomic(ppgtt
->pt_pages
[act_pt
]);
454 for_each_sg_page(pages
->sgl
, &sg_iter
, pages
->nents
, 0) {
455 dma_addr_t page_addr
;
457 page_addr
= sg_page_iter_dma_address(&sg_iter
);
458 pt_vaddr
[act_pte
] = vm
->pte_encode(page_addr
, cache_level
, true);
459 if (++act_pte
== I915_PPGTT_PT_ENTRIES
) {
460 kunmap_atomic(pt_vaddr
);
462 pt_vaddr
= kmap_atomic(ppgtt
->pt_pages
[act_pt
]);
467 kunmap_atomic(pt_vaddr
);
470 static void gen6_ppgtt_cleanup(struct i915_address_space
*vm
)
472 struct i915_hw_ppgtt
*ppgtt
=
473 container_of(vm
, struct i915_hw_ppgtt
, base
);
476 drm_mm_takedown(&ppgtt
->base
.mm
);
478 if (ppgtt
->pt_dma_addr
) {
479 for (i
= 0; i
< ppgtt
->num_pd_entries
; i
++)
480 pci_unmap_page(ppgtt
->base
.dev
->pdev
,
481 ppgtt
->pt_dma_addr
[i
],
482 4096, PCI_DMA_BIDIRECTIONAL
);
485 kfree(ppgtt
->pt_dma_addr
);
486 for (i
= 0; i
< ppgtt
->num_pd_entries
; i
++)
487 __free_page(ppgtt
->pt_pages
[i
]);
488 kfree(ppgtt
->pt_pages
);
492 static int gen6_ppgtt_init(struct i915_hw_ppgtt
*ppgtt
)
494 struct drm_device
*dev
= ppgtt
->base
.dev
;
495 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
496 unsigned first_pd_entry_in_global_pt
;
500 /* ppgtt PDEs reside in the global gtt pagetable, which has 512*1024
501 * entries. For aliasing ppgtt support we just steal them at the end for
503 first_pd_entry_in_global_pt
= gtt_total_entries(dev_priv
->gtt
);
505 ppgtt
->base
.pte_encode
= dev_priv
->gtt
.base
.pte_encode
;
506 ppgtt
->num_pd_entries
= GEN6_PPGTT_PD_ENTRIES
;
507 ppgtt
->enable
= gen6_ppgtt_enable
;
508 ppgtt
->base
.clear_range
= gen6_ppgtt_clear_range
;
509 ppgtt
->base
.insert_entries
= gen6_ppgtt_insert_entries
;
510 ppgtt
->base
.cleanup
= gen6_ppgtt_cleanup
;
511 ppgtt
->base
.scratch
= dev_priv
->gtt
.base
.scratch
;
512 ppgtt
->pt_pages
= kcalloc(ppgtt
->num_pd_entries
, sizeof(struct page
*),
514 if (!ppgtt
->pt_pages
)
517 for (i
= 0; i
< ppgtt
->num_pd_entries
; i
++) {
518 ppgtt
->pt_pages
[i
] = alloc_page(GFP_KERNEL
);
519 if (!ppgtt
->pt_pages
[i
])
523 ppgtt
->pt_dma_addr
= kcalloc(ppgtt
->num_pd_entries
, sizeof(dma_addr_t
),
525 if (!ppgtt
->pt_dma_addr
)
528 for (i
= 0; i
< ppgtt
->num_pd_entries
; i
++) {
531 pt_addr
= pci_map_page(dev
->pdev
, ppgtt
->pt_pages
[i
], 0, 4096,
532 PCI_DMA_BIDIRECTIONAL
);
534 if (pci_dma_mapping_error(dev
->pdev
, pt_addr
)) {
539 ppgtt
->pt_dma_addr
[i
] = pt_addr
;
542 ppgtt
->base
.clear_range(&ppgtt
->base
, 0,
543 ppgtt
->num_pd_entries
* I915_PPGTT_PT_ENTRIES
, true);
545 ppgtt
->pd_offset
= first_pd_entry_in_global_pt
* sizeof(gen6_gtt_pte_t
);
550 if (ppgtt
->pt_dma_addr
) {
551 for (i
--; i
>= 0; i
--)
552 pci_unmap_page(dev
->pdev
, ppgtt
->pt_dma_addr
[i
],
553 4096, PCI_DMA_BIDIRECTIONAL
);
556 kfree(ppgtt
->pt_dma_addr
);
557 for (i
= 0; i
< ppgtt
->num_pd_entries
; i
++) {
558 if (ppgtt
->pt_pages
[i
])
559 __free_page(ppgtt
->pt_pages
[i
]);
561 kfree(ppgtt
->pt_pages
);
566 static int i915_gem_init_aliasing_ppgtt(struct drm_device
*dev
)
568 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
569 struct i915_hw_ppgtt
*ppgtt
;
572 ppgtt
= kzalloc(sizeof(*ppgtt
), GFP_KERNEL
);
576 ppgtt
->base
.dev
= dev
;
578 if (INTEL_INFO(dev
)->gen
< 8)
579 ret
= gen6_ppgtt_init(ppgtt
);
580 else if (IS_GEN8(dev
))
581 ret
= gen8_ppgtt_init(ppgtt
, dev_priv
->gtt
.base
.total
);
588 dev_priv
->mm
.aliasing_ppgtt
= ppgtt
;
589 drm_mm_init(&ppgtt
->base
.mm
, ppgtt
->base
.start
,
596 void i915_gem_cleanup_aliasing_ppgtt(struct drm_device
*dev
)
598 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
599 struct i915_hw_ppgtt
*ppgtt
= dev_priv
->mm
.aliasing_ppgtt
;
604 ppgtt
->base
.cleanup(&ppgtt
->base
);
605 dev_priv
->mm
.aliasing_ppgtt
= NULL
;
608 void i915_ppgtt_bind_object(struct i915_hw_ppgtt
*ppgtt
,
609 struct drm_i915_gem_object
*obj
,
610 enum i915_cache_level cache_level
)
612 ppgtt
->base
.insert_entries(&ppgtt
->base
, obj
->pages
,
613 i915_gem_obj_ggtt_offset(obj
) >> PAGE_SHIFT
,
617 void i915_ppgtt_unbind_object(struct i915_hw_ppgtt
*ppgtt
,
618 struct drm_i915_gem_object
*obj
)
620 ppgtt
->base
.clear_range(&ppgtt
->base
,
621 i915_gem_obj_ggtt_offset(obj
) >> PAGE_SHIFT
,
622 obj
->base
.size
>> PAGE_SHIFT
,
626 extern int intel_iommu_gfx_mapped
;
627 /* Certain Gen5 chipsets require require idling the GPU before
628 * unmapping anything from the GTT when VT-d is enabled.
630 static inline bool needs_idle_maps(struct drm_device
*dev
)
632 #ifdef CONFIG_INTEL_IOMMU
633 /* Query intel_iommu to see if we need the workaround. Presumably that
636 if (IS_GEN5(dev
) && IS_MOBILE(dev
) && intel_iommu_gfx_mapped
)
642 static bool do_idling(struct drm_i915_private
*dev_priv
)
644 bool ret
= dev_priv
->mm
.interruptible
;
646 if (unlikely(dev_priv
->gtt
.do_idle_maps
)) {
647 dev_priv
->mm
.interruptible
= false;
648 if (i915_gpu_idle(dev_priv
->dev
)) {
649 DRM_ERROR("Couldn't idle GPU\n");
650 /* Wait a bit, in hopes it avoids the hang */
658 static void undo_idling(struct drm_i915_private
*dev_priv
, bool interruptible
)
660 if (unlikely(dev_priv
->gtt
.do_idle_maps
))
661 dev_priv
->mm
.interruptible
= interruptible
;
664 void i915_check_and_clear_faults(struct drm_device
*dev
)
666 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
667 struct intel_ring_buffer
*ring
;
670 if (INTEL_INFO(dev
)->gen
< 6)
673 for_each_ring(ring
, dev_priv
, i
) {
675 fault_reg
= I915_READ(RING_FAULT_REG(ring
));
676 if (fault_reg
& RING_FAULT_VALID
) {
677 DRM_DEBUG_DRIVER("Unexpected fault\n"
679 "\tAddress space: %s\n"
682 fault_reg
& PAGE_MASK
,
683 fault_reg
& RING_FAULT_GTTSEL_MASK
? "GGTT" : "PPGTT",
684 RING_FAULT_SRCID(fault_reg
),
685 RING_FAULT_FAULT_TYPE(fault_reg
));
686 I915_WRITE(RING_FAULT_REG(ring
),
687 fault_reg
& ~RING_FAULT_VALID
);
690 POSTING_READ(RING_FAULT_REG(&dev_priv
->ring
[RCS
]));
693 void i915_gem_suspend_gtt_mappings(struct drm_device
*dev
)
695 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
697 /* Don't bother messing with faults pre GEN6 as we have little
698 * documentation supporting that it's a good idea.
700 if (INTEL_INFO(dev
)->gen
< 6)
703 i915_check_and_clear_faults(dev
);
705 dev_priv
->gtt
.base
.clear_range(&dev_priv
->gtt
.base
,
706 dev_priv
->gtt
.base
.start
/ PAGE_SIZE
,
707 dev_priv
->gtt
.base
.total
/ PAGE_SIZE
,
711 void i915_gem_restore_gtt_mappings(struct drm_device
*dev
)
713 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
714 struct drm_i915_gem_object
*obj
;
716 i915_check_and_clear_faults(dev
);
718 /* First fill our portion of the GTT with scratch pages */
719 dev_priv
->gtt
.base
.clear_range(&dev_priv
->gtt
.base
,
720 dev_priv
->gtt
.base
.start
/ PAGE_SIZE
,
721 dev_priv
->gtt
.base
.total
/ PAGE_SIZE
,
724 list_for_each_entry(obj
, &dev_priv
->mm
.bound_list
, global_list
) {
725 i915_gem_clflush_object(obj
, obj
->pin_display
);
726 i915_gem_gtt_bind_object(obj
, obj
->cache_level
);
729 i915_gem_chipset_flush(dev
);
732 int i915_gem_gtt_prepare_object(struct drm_i915_gem_object
*obj
)
734 if (obj
->has_dma_mapping
)
737 if (!dma_map_sg(&obj
->base
.dev
->pdev
->dev
,
738 obj
->pages
->sgl
, obj
->pages
->nents
,
739 PCI_DMA_BIDIRECTIONAL
))
745 static inline void gen8_set_pte(void __iomem
*addr
, gen8_gtt_pte_t pte
)
750 iowrite32((u32
)pte
, addr
);
751 iowrite32(pte
>> 32, addr
+ 4);
755 static void gen8_ggtt_insert_entries(struct i915_address_space
*vm
,
757 unsigned int first_entry
,
758 enum i915_cache_level level
)
760 struct drm_i915_private
*dev_priv
= vm
->dev
->dev_private
;
761 gen8_gtt_pte_t __iomem
*gtt_entries
=
762 (gen8_gtt_pte_t __iomem
*)dev_priv
->gtt
.gsm
+ first_entry
;
764 struct sg_page_iter sg_iter
;
767 for_each_sg_page(st
->sgl
, &sg_iter
, st
->nents
, 0) {
768 addr
= sg_dma_address(sg_iter
.sg
) +
769 (sg_iter
.sg_pgoffset
<< PAGE_SHIFT
);
770 gen8_set_pte(>t_entries
[i
],
771 gen8_pte_encode(addr
, level
, true));
776 * XXX: This serves as a posting read to make sure that the PTE has
777 * actually been updated. There is some concern that even though
778 * registers and PTEs are within the same BAR that they are potentially
779 * of NUMA access patterns. Therefore, even with the way we assume
780 * hardware should work, we must keep this posting read for paranoia.
783 WARN_ON(readq(>t_entries
[i
-1])
784 != gen8_pte_encode(addr
, level
, true));
786 #if 0 /* TODO: Still needed on GEN8? */
787 /* This next bit makes the above posting read even more important. We
788 * want to flush the TLBs only after we're certain all the PTE updates
791 I915_WRITE(GFX_FLSH_CNTL_GEN6
, GFX_FLSH_CNTL_EN
);
792 POSTING_READ(GFX_FLSH_CNTL_GEN6
);
797 * Binds an object into the global gtt with the specified cache level. The object
798 * will be accessible to the GPU via commands whose operands reference offsets
799 * within the global GTT as well as accessible by the GPU through the GMADR
800 * mapped BAR (dev_priv->mm.gtt->gtt).
802 static void gen6_ggtt_insert_entries(struct i915_address_space
*vm
,
804 unsigned int first_entry
,
805 enum i915_cache_level level
)
807 struct drm_i915_private
*dev_priv
= vm
->dev
->dev_private
;
808 gen6_gtt_pte_t __iomem
*gtt_entries
=
809 (gen6_gtt_pte_t __iomem
*)dev_priv
->gtt
.gsm
+ first_entry
;
811 struct sg_page_iter sg_iter
;
814 for_each_sg_page(st
->sgl
, &sg_iter
, st
->nents
, 0) {
815 addr
= sg_page_iter_dma_address(&sg_iter
);
816 iowrite32(vm
->pte_encode(addr
, level
, true), >t_entries
[i
]);
820 /* XXX: This serves as a posting read to make sure that the PTE has
821 * actually been updated. There is some concern that even though
822 * registers and PTEs are within the same BAR that they are potentially
823 * of NUMA access patterns. Therefore, even with the way we assume
824 * hardware should work, we must keep this posting read for paranoia.
827 WARN_ON(readl(>t_entries
[i
-1]) !=
828 vm
->pte_encode(addr
, level
, true));
830 /* This next bit makes the above posting read even more important. We
831 * want to flush the TLBs only after we're certain all the PTE updates
834 I915_WRITE(GFX_FLSH_CNTL_GEN6
, GFX_FLSH_CNTL_EN
);
835 POSTING_READ(GFX_FLSH_CNTL_GEN6
);
838 static void gen8_ggtt_clear_range(struct i915_address_space
*vm
,
839 unsigned int first_entry
,
840 unsigned int num_entries
,
843 struct drm_i915_private
*dev_priv
= vm
->dev
->dev_private
;
844 gen8_gtt_pte_t scratch_pte
, __iomem
*gtt_base
=
845 (gen8_gtt_pte_t __iomem
*) dev_priv
->gtt
.gsm
+ first_entry
;
846 const int max_entries
= gtt_total_entries(dev_priv
->gtt
) - first_entry
;
849 if (WARN(num_entries
> max_entries
,
850 "First entry = %d; Num entries = %d (max=%d)\n",
851 first_entry
, num_entries
, max_entries
))
852 num_entries
= max_entries
;
854 scratch_pte
= gen8_pte_encode(vm
->scratch
.addr
,
857 for (i
= 0; i
< num_entries
; i
++)
858 gen8_set_pte(>t_base
[i
], scratch_pte
);
862 static void gen6_ggtt_clear_range(struct i915_address_space
*vm
,
863 unsigned int first_entry
,
864 unsigned int num_entries
,
867 struct drm_i915_private
*dev_priv
= vm
->dev
->dev_private
;
868 gen6_gtt_pte_t scratch_pte
, __iomem
*gtt_base
=
869 (gen6_gtt_pte_t __iomem
*) dev_priv
->gtt
.gsm
+ first_entry
;
870 const int max_entries
= gtt_total_entries(dev_priv
->gtt
) - first_entry
;
873 if (WARN(num_entries
> max_entries
,
874 "First entry = %d; Num entries = %d (max=%d)\n",
875 first_entry
, num_entries
, max_entries
))
876 num_entries
= max_entries
;
878 scratch_pte
= vm
->pte_encode(vm
->scratch
.addr
, I915_CACHE_LLC
, use_scratch
);
880 for (i
= 0; i
< num_entries
; i
++)
881 iowrite32(scratch_pte
, >t_base
[i
]);
885 static void i915_ggtt_insert_entries(struct i915_address_space
*vm
,
887 unsigned int pg_start
,
888 enum i915_cache_level cache_level
)
890 unsigned int flags
= (cache_level
== I915_CACHE_NONE
) ?
891 AGP_USER_MEMORY
: AGP_USER_CACHED_MEMORY
;
893 intel_gtt_insert_sg_entries(st
, pg_start
, flags
);
897 static void i915_ggtt_clear_range(struct i915_address_space
*vm
,
898 unsigned int first_entry
,
899 unsigned int num_entries
,
902 intel_gtt_clear_range(first_entry
, num_entries
);
906 void i915_gem_gtt_bind_object(struct drm_i915_gem_object
*obj
,
907 enum i915_cache_level cache_level
)
909 struct drm_device
*dev
= obj
->base
.dev
;
910 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
911 const unsigned long entry
= i915_gem_obj_ggtt_offset(obj
) >> PAGE_SHIFT
;
913 dev_priv
->gtt
.base
.insert_entries(&dev_priv
->gtt
.base
, obj
->pages
,
917 obj
->has_global_gtt_mapping
= 1;
920 void i915_gem_gtt_unbind_object(struct drm_i915_gem_object
*obj
)
922 struct drm_device
*dev
= obj
->base
.dev
;
923 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
924 const unsigned long entry
= i915_gem_obj_ggtt_offset(obj
) >> PAGE_SHIFT
;
926 dev_priv
->gtt
.base
.clear_range(&dev_priv
->gtt
.base
,
928 obj
->base
.size
>> PAGE_SHIFT
,
931 obj
->has_global_gtt_mapping
= 0;
934 void i915_gem_gtt_finish_object(struct drm_i915_gem_object
*obj
)
936 struct drm_device
*dev
= obj
->base
.dev
;
937 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
940 interruptible
= do_idling(dev_priv
);
942 if (!obj
->has_dma_mapping
)
943 dma_unmap_sg(&dev
->pdev
->dev
,
944 obj
->pages
->sgl
, obj
->pages
->nents
,
945 PCI_DMA_BIDIRECTIONAL
);
947 undo_idling(dev_priv
, interruptible
);
950 static void i915_gtt_color_adjust(struct drm_mm_node
*node
,
952 unsigned long *start
,
955 if (node
->color
!= color
)
958 if (!list_empty(&node
->node_list
)) {
959 node
= list_entry(node
->node_list
.next
,
962 if (node
->allocated
&& node
->color
!= color
)
967 void i915_gem_setup_global_gtt(struct drm_device
*dev
,
969 unsigned long mappable_end
,
972 /* Let GEM Manage all of the aperture.
974 * However, leave one page at the end still bound to the scratch page.
975 * There are a number of places where the hardware apparently prefetches
976 * past the end of the object, and we've seen multiple hangs with the
977 * GPU head pointer stuck in a batchbuffer bound at the last page of the
978 * aperture. One page should be enough to keep any prefetching inside
981 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
982 struct i915_address_space
*ggtt_vm
= &dev_priv
->gtt
.base
;
983 struct drm_mm_node
*entry
;
984 struct drm_i915_gem_object
*obj
;
985 unsigned long hole_start
, hole_end
;
987 BUG_ON(mappable_end
> end
);
989 /* Subtract the guard page ... */
990 drm_mm_init(&ggtt_vm
->mm
, start
, end
- start
- PAGE_SIZE
);
992 dev_priv
->gtt
.base
.mm
.color_adjust
= i915_gtt_color_adjust
;
994 /* Mark any preallocated objects as occupied */
995 list_for_each_entry(obj
, &dev_priv
->mm
.bound_list
, global_list
) {
996 struct i915_vma
*vma
= i915_gem_obj_to_vma(obj
, ggtt_vm
);
998 DRM_DEBUG_KMS("reserving preallocated space: %lx + %zx\n",
999 i915_gem_obj_ggtt_offset(obj
), obj
->base
.size
);
1001 WARN_ON(i915_gem_obj_ggtt_bound(obj
));
1002 ret
= drm_mm_reserve_node(&ggtt_vm
->mm
, &vma
->node
);
1004 DRM_DEBUG_KMS("Reservation failed\n");
1005 obj
->has_global_gtt_mapping
= 1;
1006 list_add(&vma
->vma_link
, &obj
->vma_list
);
1009 dev_priv
->gtt
.base
.start
= start
;
1010 dev_priv
->gtt
.base
.total
= end
- start
;
1012 /* Clear any non-preallocated blocks */
1013 drm_mm_for_each_hole(entry
, &ggtt_vm
->mm
, hole_start
, hole_end
) {
1014 const unsigned long count
= (hole_end
- hole_start
) / PAGE_SIZE
;
1015 DRM_DEBUG_KMS("clearing unused GTT space: [%lx, %lx]\n",
1016 hole_start
, hole_end
);
1017 ggtt_vm
->clear_range(ggtt_vm
, hole_start
/ PAGE_SIZE
, count
, true);
1020 /* And finally clear the reserved guard page */
1021 ggtt_vm
->clear_range(ggtt_vm
, end
/ PAGE_SIZE
- 1, 1, true);
1025 intel_enable_ppgtt(struct drm_device
*dev
)
1027 if (i915_enable_ppgtt
>= 0)
1028 return i915_enable_ppgtt
;
1030 #ifdef CONFIG_INTEL_IOMMU
1031 /* Disable ppgtt on SNB if VT-d is on. */
1032 if (INTEL_INFO(dev
)->gen
== 6 && intel_iommu_gfx_mapped
)
1039 void i915_gem_init_global_gtt(struct drm_device
*dev
)
1041 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1042 unsigned long gtt_size
, mappable_size
;
1044 gtt_size
= dev_priv
->gtt
.base
.total
;
1045 mappable_size
= dev_priv
->gtt
.mappable_end
;
1047 if (intel_enable_ppgtt(dev
) && HAS_ALIASING_PPGTT(dev
)) {
1050 if (INTEL_INFO(dev
)->gen
<= 7) {
1051 /* PPGTT pdes are stolen from global gtt ptes, so shrink the
1052 * aperture accordingly when using aliasing ppgtt. */
1053 gtt_size
-= GEN6_PPGTT_PD_ENTRIES
* PAGE_SIZE
;
1056 i915_gem_setup_global_gtt(dev
, 0, mappable_size
, gtt_size
);
1058 ret
= i915_gem_init_aliasing_ppgtt(dev
);
1062 DRM_ERROR("Aliased PPGTT setup failed %d\n", ret
);
1063 drm_mm_takedown(&dev_priv
->gtt
.base
.mm
);
1064 gtt_size
+= GEN6_PPGTT_PD_ENTRIES
* PAGE_SIZE
;
1066 i915_gem_setup_global_gtt(dev
, 0, mappable_size
, gtt_size
);
1069 static int setup_scratch_page(struct drm_device
*dev
)
1071 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1073 dma_addr_t dma_addr
;
1075 page
= alloc_page(GFP_KERNEL
| GFP_DMA32
| __GFP_ZERO
);
1079 set_pages_uc(page
, 1);
1081 #ifdef CONFIG_INTEL_IOMMU
1082 dma_addr
= pci_map_page(dev
->pdev
, page
, 0, PAGE_SIZE
,
1083 PCI_DMA_BIDIRECTIONAL
);
1084 if (pci_dma_mapping_error(dev
->pdev
, dma_addr
))
1087 dma_addr
= page_to_phys(page
);
1089 dev_priv
->gtt
.base
.scratch
.page
= page
;
1090 dev_priv
->gtt
.base
.scratch
.addr
= dma_addr
;
1095 static void teardown_scratch_page(struct drm_device
*dev
)
1097 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1098 struct page
*page
= dev_priv
->gtt
.base
.scratch
.page
;
1100 set_pages_wb(page
, 1);
1101 pci_unmap_page(dev
->pdev
, dev_priv
->gtt
.base
.scratch
.addr
,
1102 PAGE_SIZE
, PCI_DMA_BIDIRECTIONAL
);
1107 static inline unsigned int gen6_get_total_gtt_size(u16 snb_gmch_ctl
)
1109 snb_gmch_ctl
>>= SNB_GMCH_GGMS_SHIFT
;
1110 snb_gmch_ctl
&= SNB_GMCH_GGMS_MASK
;
1111 return snb_gmch_ctl
<< 20;
1114 static inline unsigned int gen8_get_total_gtt_size(u16 bdw_gmch_ctl
)
1116 bdw_gmch_ctl
>>= BDW_GMCH_GGMS_SHIFT
;
1117 bdw_gmch_ctl
&= BDW_GMCH_GGMS_MASK
;
1119 bdw_gmch_ctl
= 1 << bdw_gmch_ctl
;
1120 return bdw_gmch_ctl
<< 20;
1123 static inline size_t gen6_get_stolen_size(u16 snb_gmch_ctl
)
1125 snb_gmch_ctl
>>= SNB_GMCH_GMS_SHIFT
;
1126 snb_gmch_ctl
&= SNB_GMCH_GMS_MASK
;
1127 return snb_gmch_ctl
<< 25; /* 32 MB units */
1130 static inline size_t gen8_get_stolen_size(u16 bdw_gmch_ctl
)
1132 bdw_gmch_ctl
>>= BDW_GMCH_GMS_SHIFT
;
1133 bdw_gmch_ctl
&= BDW_GMCH_GMS_MASK
;
1134 return bdw_gmch_ctl
<< 25; /* 32 MB units */
1137 static int ggtt_probe_common(struct drm_device
*dev
,
1140 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1141 phys_addr_t gtt_bus_addr
;
1144 /* For Modern GENs the PTEs and register space are split in the BAR */
1145 gtt_bus_addr
= pci_resource_start(dev
->pdev
, 0) +
1146 (pci_resource_len(dev
->pdev
, 0) / 2);
1148 dev_priv
->gtt
.gsm
= ioremap_wc(gtt_bus_addr
, gtt_size
);
1149 if (!dev_priv
->gtt
.gsm
) {
1150 DRM_ERROR("Failed to map the gtt page table\n");
1154 ret
= setup_scratch_page(dev
);
1156 DRM_ERROR("Scratch setup failed\n");
1157 /* iounmap will also get called at remove, but meh */
1158 iounmap(dev_priv
->gtt
.gsm
);
1164 /* The GGTT and PPGTT need a private PPAT setup in order to handle cacheability
1165 * bits. When using advanced contexts each context stores its own PAT, but
1166 * writing this data shouldn't be harmful even in those cases. */
1167 static void gen8_setup_private_ppat(struct drm_i915_private
*dev_priv
)
1169 #define GEN8_PPAT_UC (0<<0)
1170 #define GEN8_PPAT_WC (1<<0)
1171 #define GEN8_PPAT_WT (2<<0)
1172 #define GEN8_PPAT_WB (3<<0)
1173 #define GEN8_PPAT_ELLC_OVERRIDE (0<<2)
1174 /* FIXME(BDW): Bspec is completely confused about cache control bits. */
1175 #define GEN8_PPAT_LLC (1<<2)
1176 #define GEN8_PPAT_LLCELLC (2<<2)
1177 #define GEN8_PPAT_LLCeLLC (3<<2)
1178 #define GEN8_PPAT_AGE(x) (x<<4)
1179 #define GEN8_PPAT(i, x) ((uint64_t) (x) << ((i) * 8))
1182 pat
= GEN8_PPAT(0, GEN8_PPAT_WB
| GEN8_PPAT_LLC
) | /* for normal objects, no eLLC */
1183 GEN8_PPAT(1, GEN8_PPAT_WC
| GEN8_PPAT_LLCELLC
) | /* for something pointing to ptes? */
1184 GEN8_PPAT(2, GEN8_PPAT_WT
| GEN8_PPAT_LLCELLC
) | /* for scanout with eLLC */
1185 GEN8_PPAT(3, GEN8_PPAT_UC
) | /* Uncached objects, mostly for scanout */
1186 GEN8_PPAT(4, GEN8_PPAT_WB
| GEN8_PPAT_LLCELLC
| GEN8_PPAT_AGE(0)) |
1187 GEN8_PPAT(5, GEN8_PPAT_WB
| GEN8_PPAT_LLCELLC
| GEN8_PPAT_AGE(1)) |
1188 GEN8_PPAT(6, GEN8_PPAT_WB
| GEN8_PPAT_LLCELLC
| GEN8_PPAT_AGE(2)) |
1189 GEN8_PPAT(7, GEN8_PPAT_WB
| GEN8_PPAT_LLCELLC
| GEN8_PPAT_AGE(3));
1191 /* XXX: spec defines this as 2 distinct registers. It's unclear if a 64b
1192 * write would work. */
1193 I915_WRITE(GEN8_PRIVATE_PAT
, pat
);
1194 I915_WRITE(GEN8_PRIVATE_PAT
+ 4, pat
>> 32);
1197 static int gen8_gmch_probe(struct drm_device
*dev
,
1200 phys_addr_t
*mappable_base
,
1201 unsigned long *mappable_end
)
1203 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1204 unsigned int gtt_size
;
1208 /* TODO: We're not aware of mappable constraints on gen8 yet */
1209 *mappable_base
= pci_resource_start(dev
->pdev
, 2);
1210 *mappable_end
= pci_resource_len(dev
->pdev
, 2);
1212 if (!pci_set_dma_mask(dev
->pdev
, DMA_BIT_MASK(39)))
1213 pci_set_consistent_dma_mask(dev
->pdev
, DMA_BIT_MASK(39));
1215 pci_read_config_word(dev
->pdev
, SNB_GMCH_CTRL
, &snb_gmch_ctl
);
1217 *stolen
= gen8_get_stolen_size(snb_gmch_ctl
);
1219 gtt_size
= gen8_get_total_gtt_size(snb_gmch_ctl
);
1220 *gtt_total
= (gtt_size
/ sizeof(gen8_gtt_pte_t
)) << PAGE_SHIFT
;
1222 gen8_setup_private_ppat(dev_priv
);
1224 ret
= ggtt_probe_common(dev
, gtt_size
);
1226 dev_priv
->gtt
.base
.clear_range
= gen8_ggtt_clear_range
;
1227 dev_priv
->gtt
.base
.insert_entries
= gen8_ggtt_insert_entries
;
1232 static int gen6_gmch_probe(struct drm_device
*dev
,
1235 phys_addr_t
*mappable_base
,
1236 unsigned long *mappable_end
)
1238 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1239 unsigned int gtt_size
;
1243 *mappable_base
= pci_resource_start(dev
->pdev
, 2);
1244 *mappable_end
= pci_resource_len(dev
->pdev
, 2);
1246 /* 64/512MB is the current min/max we actually know of, but this is just
1247 * a coarse sanity check.
1249 if ((*mappable_end
< (64<<20) || (*mappable_end
> (512<<20)))) {
1250 DRM_ERROR("Unknown GMADR size (%lx)\n",
1251 dev_priv
->gtt
.mappable_end
);
1255 if (!pci_set_dma_mask(dev
->pdev
, DMA_BIT_MASK(40)))
1256 pci_set_consistent_dma_mask(dev
->pdev
, DMA_BIT_MASK(40));
1257 pci_read_config_word(dev
->pdev
, SNB_GMCH_CTRL
, &snb_gmch_ctl
);
1259 *stolen
= gen6_get_stolen_size(snb_gmch_ctl
);
1261 gtt_size
= gen6_get_total_gtt_size(snb_gmch_ctl
);
1262 *gtt_total
= (gtt_size
/ sizeof(gen6_gtt_pte_t
)) << PAGE_SHIFT
;
1264 ret
= ggtt_probe_common(dev
, gtt_size
);
1266 dev_priv
->gtt
.base
.clear_range
= gen6_ggtt_clear_range
;
1267 dev_priv
->gtt
.base
.insert_entries
= gen6_ggtt_insert_entries
;
1272 static void gen6_gmch_remove(struct i915_address_space
*vm
)
1275 struct i915_gtt
*gtt
= container_of(vm
, struct i915_gtt
, base
);
1277 teardown_scratch_page(vm
->dev
);
1280 static int i915_gmch_probe(struct drm_device
*dev
,
1283 phys_addr_t
*mappable_base
,
1284 unsigned long *mappable_end
)
1286 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1289 ret
= intel_gmch_probe(dev_priv
->bridge_dev
, dev_priv
->dev
->pdev
, NULL
);
1291 DRM_ERROR("failed to set up gmch\n");
1295 intel_gtt_get(gtt_total
, stolen
, mappable_base
, mappable_end
);
1297 dev_priv
->gtt
.do_idle_maps
= needs_idle_maps(dev_priv
->dev
);
1298 dev_priv
->gtt
.base
.clear_range
= i915_ggtt_clear_range
;
1299 dev_priv
->gtt
.base
.insert_entries
= i915_ggtt_insert_entries
;
1304 static void i915_gmch_remove(struct i915_address_space
*vm
)
1306 intel_gmch_remove();
1309 int i915_gem_gtt_init(struct drm_device
*dev
)
1311 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1312 struct i915_gtt
*gtt
= &dev_priv
->gtt
;
1315 if (INTEL_INFO(dev
)->gen
<= 5) {
1316 gtt
->gtt_probe
= i915_gmch_probe
;
1317 gtt
->base
.cleanup
= i915_gmch_remove
;
1318 } else if (INTEL_INFO(dev
)->gen
< 8) {
1319 gtt
->gtt_probe
= gen6_gmch_probe
;
1320 gtt
->base
.cleanup
= gen6_gmch_remove
;
1321 if (IS_HASWELL(dev
) && dev_priv
->ellc_size
)
1322 gtt
->base
.pte_encode
= iris_pte_encode
;
1323 else if (IS_HASWELL(dev
))
1324 gtt
->base
.pte_encode
= hsw_pte_encode
;
1325 else if (IS_VALLEYVIEW(dev
))
1326 gtt
->base
.pte_encode
= byt_pte_encode
;
1327 else if (INTEL_INFO(dev
)->gen
>= 7)
1328 gtt
->base
.pte_encode
= ivb_pte_encode
;
1330 gtt
->base
.pte_encode
= snb_pte_encode
;
1332 dev_priv
->gtt
.gtt_probe
= gen8_gmch_probe
;
1333 dev_priv
->gtt
.base
.cleanup
= gen6_gmch_remove
;
1336 ret
= gtt
->gtt_probe(dev
, >t
->base
.total
, >t
->stolen_size
,
1337 >t
->mappable_base
, >t
->mappable_end
);
1341 gtt
->base
.dev
= dev
;
1343 /* GMADR is the PCI mmio aperture into the global GTT. */
1344 DRM_INFO("Memory usable by graphics device = %zdM\n",
1345 gtt
->base
.total
>> 20);
1346 DRM_DEBUG_DRIVER("GMADR size = %ldM\n", gtt
->mappable_end
>> 20);
1347 DRM_DEBUG_DRIVER("GTT stolen size = %zdM\n", gtt
->stolen_size
>> 20);