2 * Copyright © 2006-2007 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
24 * Eric Anholt <eric@anholt.net>
27 #include <linux/dmi.h>
28 #include <linux/module.h>
29 #include <linux/input.h>
30 #include <linux/i2c.h>
31 #include <linux/kernel.h>
32 #include <linux/slab.h>
33 #include <linux/vgaarb.h>
34 #include <drm/drm_edid.h>
36 #include "intel_drv.h"
37 #include <drm/i915_drm.h>
39 #include "i915_trace.h"
40 #include <drm/drm_atomic.h>
41 #include <drm/drm_atomic_helper.h>
42 #include <drm/drm_dp_helper.h>
43 #include <drm/drm_crtc_helper.h>
44 #include <drm/drm_plane_helper.h>
45 #include <drm/drm_rect.h>
46 #include <linux/dma_remapping.h>
48 /* Primary plane formats supported by all gen */
49 #define COMMON_PRIMARY_FORMATS \
52 DRM_FORMAT_XRGB8888, \
55 /* Primary plane formats for gen <= 3 */
56 static const uint32_t intel_primary_formats_gen2
[] = {
57 COMMON_PRIMARY_FORMATS
,
62 /* Primary plane formats for gen >= 4 */
63 static const uint32_t intel_primary_formats_gen4
[] = {
64 COMMON_PRIMARY_FORMATS
, \
67 DRM_FORMAT_XRGB2101010
,
68 DRM_FORMAT_ARGB2101010
,
69 DRM_FORMAT_XBGR2101010
,
70 DRM_FORMAT_ABGR2101010
,
74 static const uint32_t intel_cursor_formats
[] = {
78 static void intel_crtc_update_cursor(struct drm_crtc
*crtc
, bool on
);
80 static void i9xx_crtc_clock_get(struct intel_crtc
*crtc
,
81 struct intel_crtc_state
*pipe_config
);
82 static void ironlake_pch_clock_get(struct intel_crtc
*crtc
,
83 struct intel_crtc_state
*pipe_config
);
85 static int intel_set_mode(struct drm_crtc
*crtc
, struct drm_display_mode
*mode
,
86 int x
, int y
, struct drm_framebuffer
*old_fb
,
87 struct drm_atomic_state
*state
);
88 static int intel_framebuffer_init(struct drm_device
*dev
,
89 struct intel_framebuffer
*ifb
,
90 struct drm_mode_fb_cmd2
*mode_cmd
,
91 struct drm_i915_gem_object
*obj
);
92 static void i9xx_set_pipeconf(struct intel_crtc
*intel_crtc
);
93 static void intel_set_pipe_timings(struct intel_crtc
*intel_crtc
);
94 static void intel_cpu_transcoder_set_m_n(struct intel_crtc
*crtc
,
95 struct intel_link_m_n
*m_n
,
96 struct intel_link_m_n
*m2_n2
);
97 static void ironlake_set_pipeconf(struct drm_crtc
*crtc
);
98 static void haswell_set_pipeconf(struct drm_crtc
*crtc
);
99 static void intel_set_pipe_csc(struct drm_crtc
*crtc
);
100 static void vlv_prepare_pll(struct intel_crtc
*crtc
,
101 const struct intel_crtc_state
*pipe_config
);
102 static void chv_prepare_pll(struct intel_crtc
*crtc
,
103 const struct intel_crtc_state
*pipe_config
);
104 static void intel_begin_crtc_commit(struct drm_crtc
*crtc
);
105 static void intel_finish_crtc_commit(struct drm_crtc
*crtc
);
106 static void skl_init_scalers(struct drm_device
*dev
, struct intel_crtc
*intel_crtc
,
107 struct intel_crtc_state
*crtc_state
);
108 static int i9xx_get_refclk(const struct intel_crtc_state
*crtc_state
,
110 static void intel_crtc_enable_planes(struct drm_crtc
*crtc
);
111 static void intel_crtc_disable_planes(struct drm_crtc
*crtc
);
113 static struct intel_encoder
*intel_find_encoder(struct intel_connector
*connector
, int pipe
)
115 if (!connector
->mst_port
)
116 return connector
->encoder
;
118 return &connector
->mst_port
->mst_encoders
[pipe
]->base
;
127 int p2_slow
, p2_fast
;
130 typedef struct intel_limit intel_limit_t
;
132 intel_range_t dot
, vco
, n
, m
, m1
, m2
, p
, p1
;
137 intel_pch_rawclk(struct drm_device
*dev
)
139 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
141 WARN_ON(!HAS_PCH_SPLIT(dev
));
143 return I915_READ(PCH_RAWCLK_FREQ
) & RAWCLK_FREQ_MASK
;
146 static inline u32
/* units of 100MHz */
147 intel_fdi_link_freq(struct drm_device
*dev
)
150 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
151 return (I915_READ(FDI_PLL_BIOS_0
) & FDI_PLL_FB_CLOCK_MASK
) + 2;
156 static const intel_limit_t intel_limits_i8xx_dac
= {
157 .dot
= { .min
= 25000, .max
= 350000 },
158 .vco
= { .min
= 908000, .max
= 1512000 },
159 .n
= { .min
= 2, .max
= 16 },
160 .m
= { .min
= 96, .max
= 140 },
161 .m1
= { .min
= 18, .max
= 26 },
162 .m2
= { .min
= 6, .max
= 16 },
163 .p
= { .min
= 4, .max
= 128 },
164 .p1
= { .min
= 2, .max
= 33 },
165 .p2
= { .dot_limit
= 165000,
166 .p2_slow
= 4, .p2_fast
= 2 },
169 static const intel_limit_t intel_limits_i8xx_dvo
= {
170 .dot
= { .min
= 25000, .max
= 350000 },
171 .vco
= { .min
= 908000, .max
= 1512000 },
172 .n
= { .min
= 2, .max
= 16 },
173 .m
= { .min
= 96, .max
= 140 },
174 .m1
= { .min
= 18, .max
= 26 },
175 .m2
= { .min
= 6, .max
= 16 },
176 .p
= { .min
= 4, .max
= 128 },
177 .p1
= { .min
= 2, .max
= 33 },
178 .p2
= { .dot_limit
= 165000,
179 .p2_slow
= 4, .p2_fast
= 4 },
182 static const intel_limit_t intel_limits_i8xx_lvds
= {
183 .dot
= { .min
= 25000, .max
= 350000 },
184 .vco
= { .min
= 908000, .max
= 1512000 },
185 .n
= { .min
= 2, .max
= 16 },
186 .m
= { .min
= 96, .max
= 140 },
187 .m1
= { .min
= 18, .max
= 26 },
188 .m2
= { .min
= 6, .max
= 16 },
189 .p
= { .min
= 4, .max
= 128 },
190 .p1
= { .min
= 1, .max
= 6 },
191 .p2
= { .dot_limit
= 165000,
192 .p2_slow
= 14, .p2_fast
= 7 },
195 static const intel_limit_t intel_limits_i9xx_sdvo
= {
196 .dot
= { .min
= 20000, .max
= 400000 },
197 .vco
= { .min
= 1400000, .max
= 2800000 },
198 .n
= { .min
= 1, .max
= 6 },
199 .m
= { .min
= 70, .max
= 120 },
200 .m1
= { .min
= 8, .max
= 18 },
201 .m2
= { .min
= 3, .max
= 7 },
202 .p
= { .min
= 5, .max
= 80 },
203 .p1
= { .min
= 1, .max
= 8 },
204 .p2
= { .dot_limit
= 200000,
205 .p2_slow
= 10, .p2_fast
= 5 },
208 static const intel_limit_t intel_limits_i9xx_lvds
= {
209 .dot
= { .min
= 20000, .max
= 400000 },
210 .vco
= { .min
= 1400000, .max
= 2800000 },
211 .n
= { .min
= 1, .max
= 6 },
212 .m
= { .min
= 70, .max
= 120 },
213 .m1
= { .min
= 8, .max
= 18 },
214 .m2
= { .min
= 3, .max
= 7 },
215 .p
= { .min
= 7, .max
= 98 },
216 .p1
= { .min
= 1, .max
= 8 },
217 .p2
= { .dot_limit
= 112000,
218 .p2_slow
= 14, .p2_fast
= 7 },
222 static const intel_limit_t intel_limits_g4x_sdvo
= {
223 .dot
= { .min
= 25000, .max
= 270000 },
224 .vco
= { .min
= 1750000, .max
= 3500000},
225 .n
= { .min
= 1, .max
= 4 },
226 .m
= { .min
= 104, .max
= 138 },
227 .m1
= { .min
= 17, .max
= 23 },
228 .m2
= { .min
= 5, .max
= 11 },
229 .p
= { .min
= 10, .max
= 30 },
230 .p1
= { .min
= 1, .max
= 3},
231 .p2
= { .dot_limit
= 270000,
237 static const intel_limit_t intel_limits_g4x_hdmi
= {
238 .dot
= { .min
= 22000, .max
= 400000 },
239 .vco
= { .min
= 1750000, .max
= 3500000},
240 .n
= { .min
= 1, .max
= 4 },
241 .m
= { .min
= 104, .max
= 138 },
242 .m1
= { .min
= 16, .max
= 23 },
243 .m2
= { .min
= 5, .max
= 11 },
244 .p
= { .min
= 5, .max
= 80 },
245 .p1
= { .min
= 1, .max
= 8},
246 .p2
= { .dot_limit
= 165000,
247 .p2_slow
= 10, .p2_fast
= 5 },
250 static const intel_limit_t intel_limits_g4x_single_channel_lvds
= {
251 .dot
= { .min
= 20000, .max
= 115000 },
252 .vco
= { .min
= 1750000, .max
= 3500000 },
253 .n
= { .min
= 1, .max
= 3 },
254 .m
= { .min
= 104, .max
= 138 },
255 .m1
= { .min
= 17, .max
= 23 },
256 .m2
= { .min
= 5, .max
= 11 },
257 .p
= { .min
= 28, .max
= 112 },
258 .p1
= { .min
= 2, .max
= 8 },
259 .p2
= { .dot_limit
= 0,
260 .p2_slow
= 14, .p2_fast
= 14
264 static const intel_limit_t intel_limits_g4x_dual_channel_lvds
= {
265 .dot
= { .min
= 80000, .max
= 224000 },
266 .vco
= { .min
= 1750000, .max
= 3500000 },
267 .n
= { .min
= 1, .max
= 3 },
268 .m
= { .min
= 104, .max
= 138 },
269 .m1
= { .min
= 17, .max
= 23 },
270 .m2
= { .min
= 5, .max
= 11 },
271 .p
= { .min
= 14, .max
= 42 },
272 .p1
= { .min
= 2, .max
= 6 },
273 .p2
= { .dot_limit
= 0,
274 .p2_slow
= 7, .p2_fast
= 7
278 static const intel_limit_t intel_limits_pineview_sdvo
= {
279 .dot
= { .min
= 20000, .max
= 400000},
280 .vco
= { .min
= 1700000, .max
= 3500000 },
281 /* Pineview's Ncounter is a ring counter */
282 .n
= { .min
= 3, .max
= 6 },
283 .m
= { .min
= 2, .max
= 256 },
284 /* Pineview only has one combined m divider, which we treat as m2. */
285 .m1
= { .min
= 0, .max
= 0 },
286 .m2
= { .min
= 0, .max
= 254 },
287 .p
= { .min
= 5, .max
= 80 },
288 .p1
= { .min
= 1, .max
= 8 },
289 .p2
= { .dot_limit
= 200000,
290 .p2_slow
= 10, .p2_fast
= 5 },
293 static const intel_limit_t intel_limits_pineview_lvds
= {
294 .dot
= { .min
= 20000, .max
= 400000 },
295 .vco
= { .min
= 1700000, .max
= 3500000 },
296 .n
= { .min
= 3, .max
= 6 },
297 .m
= { .min
= 2, .max
= 256 },
298 .m1
= { .min
= 0, .max
= 0 },
299 .m2
= { .min
= 0, .max
= 254 },
300 .p
= { .min
= 7, .max
= 112 },
301 .p1
= { .min
= 1, .max
= 8 },
302 .p2
= { .dot_limit
= 112000,
303 .p2_slow
= 14, .p2_fast
= 14 },
306 /* Ironlake / Sandybridge
308 * We calculate clock using (register_value + 2) for N/M1/M2, so here
309 * the range value for them is (actual_value - 2).
311 static const intel_limit_t intel_limits_ironlake_dac
= {
312 .dot
= { .min
= 25000, .max
= 350000 },
313 .vco
= { .min
= 1760000, .max
= 3510000 },
314 .n
= { .min
= 1, .max
= 5 },
315 .m
= { .min
= 79, .max
= 127 },
316 .m1
= { .min
= 12, .max
= 22 },
317 .m2
= { .min
= 5, .max
= 9 },
318 .p
= { .min
= 5, .max
= 80 },
319 .p1
= { .min
= 1, .max
= 8 },
320 .p2
= { .dot_limit
= 225000,
321 .p2_slow
= 10, .p2_fast
= 5 },
324 static const intel_limit_t intel_limits_ironlake_single_lvds
= {
325 .dot
= { .min
= 25000, .max
= 350000 },
326 .vco
= { .min
= 1760000, .max
= 3510000 },
327 .n
= { .min
= 1, .max
= 3 },
328 .m
= { .min
= 79, .max
= 118 },
329 .m1
= { .min
= 12, .max
= 22 },
330 .m2
= { .min
= 5, .max
= 9 },
331 .p
= { .min
= 28, .max
= 112 },
332 .p1
= { .min
= 2, .max
= 8 },
333 .p2
= { .dot_limit
= 225000,
334 .p2_slow
= 14, .p2_fast
= 14 },
337 static const intel_limit_t intel_limits_ironlake_dual_lvds
= {
338 .dot
= { .min
= 25000, .max
= 350000 },
339 .vco
= { .min
= 1760000, .max
= 3510000 },
340 .n
= { .min
= 1, .max
= 3 },
341 .m
= { .min
= 79, .max
= 127 },
342 .m1
= { .min
= 12, .max
= 22 },
343 .m2
= { .min
= 5, .max
= 9 },
344 .p
= { .min
= 14, .max
= 56 },
345 .p1
= { .min
= 2, .max
= 8 },
346 .p2
= { .dot_limit
= 225000,
347 .p2_slow
= 7, .p2_fast
= 7 },
350 /* LVDS 100mhz refclk limits. */
351 static const intel_limit_t intel_limits_ironlake_single_lvds_100m
= {
352 .dot
= { .min
= 25000, .max
= 350000 },
353 .vco
= { .min
= 1760000, .max
= 3510000 },
354 .n
= { .min
= 1, .max
= 2 },
355 .m
= { .min
= 79, .max
= 126 },
356 .m1
= { .min
= 12, .max
= 22 },
357 .m2
= { .min
= 5, .max
= 9 },
358 .p
= { .min
= 28, .max
= 112 },
359 .p1
= { .min
= 2, .max
= 8 },
360 .p2
= { .dot_limit
= 225000,
361 .p2_slow
= 14, .p2_fast
= 14 },
364 static const intel_limit_t intel_limits_ironlake_dual_lvds_100m
= {
365 .dot
= { .min
= 25000, .max
= 350000 },
366 .vco
= { .min
= 1760000, .max
= 3510000 },
367 .n
= { .min
= 1, .max
= 3 },
368 .m
= { .min
= 79, .max
= 126 },
369 .m1
= { .min
= 12, .max
= 22 },
370 .m2
= { .min
= 5, .max
= 9 },
371 .p
= { .min
= 14, .max
= 42 },
372 .p1
= { .min
= 2, .max
= 6 },
373 .p2
= { .dot_limit
= 225000,
374 .p2_slow
= 7, .p2_fast
= 7 },
377 static const intel_limit_t intel_limits_vlv
= {
379 * These are the data rate limits (measured in fast clocks)
380 * since those are the strictest limits we have. The fast
381 * clock and actual rate limits are more relaxed, so checking
382 * them would make no difference.
384 .dot
= { .min
= 25000 * 5, .max
= 270000 * 5 },
385 .vco
= { .min
= 4000000, .max
= 6000000 },
386 .n
= { .min
= 1, .max
= 7 },
387 .m1
= { .min
= 2, .max
= 3 },
388 .m2
= { .min
= 11, .max
= 156 },
389 .p1
= { .min
= 2, .max
= 3 },
390 .p2
= { .p2_slow
= 2, .p2_fast
= 20 }, /* slow=min, fast=max */
393 static const intel_limit_t intel_limits_chv
= {
395 * These are the data rate limits (measured in fast clocks)
396 * since those are the strictest limits we have. The fast
397 * clock and actual rate limits are more relaxed, so checking
398 * them would make no difference.
400 .dot
= { .min
= 25000 * 5, .max
= 540000 * 5},
401 .vco
= { .min
= 4800000, .max
= 6480000 },
402 .n
= { .min
= 1, .max
= 1 },
403 .m1
= { .min
= 2, .max
= 2 },
404 .m2
= { .min
= 24 << 22, .max
= 175 << 22 },
405 .p1
= { .min
= 2, .max
= 4 },
406 .p2
= { .p2_slow
= 1, .p2_fast
= 14 },
409 static const intel_limit_t intel_limits_bxt
= {
410 /* FIXME: find real dot limits */
411 .dot
= { .min
= 0, .max
= INT_MAX
},
412 .vco
= { .min
= 4800000, .max
= 6480000 },
413 .n
= { .min
= 1, .max
= 1 },
414 .m1
= { .min
= 2, .max
= 2 },
415 /* FIXME: find real m2 limits */
416 .m2
= { .min
= 2 << 22, .max
= 255 << 22 },
417 .p1
= { .min
= 2, .max
= 4 },
418 .p2
= { .p2_slow
= 1, .p2_fast
= 20 },
421 static void vlv_clock(int refclk
, intel_clock_t
*clock
)
423 clock
->m
= clock
->m1
* clock
->m2
;
424 clock
->p
= clock
->p1
* clock
->p2
;
425 if (WARN_ON(clock
->n
== 0 || clock
->p
== 0))
427 clock
->vco
= DIV_ROUND_CLOSEST(refclk
* clock
->m
, clock
->n
);
428 clock
->dot
= DIV_ROUND_CLOSEST(clock
->vco
, clock
->p
);
432 * Returns whether any output on the specified pipe is of the specified type
434 bool intel_pipe_has_type(struct intel_crtc
*crtc
, enum intel_output_type type
)
436 struct drm_device
*dev
= crtc
->base
.dev
;
437 struct intel_encoder
*encoder
;
439 for_each_encoder_on_crtc(dev
, &crtc
->base
, encoder
)
440 if (encoder
->type
== type
)
447 * Returns whether any output on the specified pipe will have the specified
448 * type after a staged modeset is complete, i.e., the same as
449 * intel_pipe_has_type() but looking at encoder->new_crtc instead of
452 static bool intel_pipe_will_have_type(const struct intel_crtc_state
*crtc_state
,
455 struct drm_atomic_state
*state
= crtc_state
->base
.state
;
456 struct drm_connector
*connector
;
457 struct drm_connector_state
*connector_state
;
458 struct intel_encoder
*encoder
;
459 int i
, num_connectors
= 0;
461 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
462 if (connector_state
->crtc
!= crtc_state
->base
.crtc
)
467 encoder
= to_intel_encoder(connector_state
->best_encoder
);
468 if (encoder
->type
== type
)
472 WARN_ON(num_connectors
== 0);
477 static const intel_limit_t
*
478 intel_ironlake_limit(struct intel_crtc_state
*crtc_state
, int refclk
)
480 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
481 const intel_limit_t
*limit
;
483 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
484 if (intel_is_dual_link_lvds(dev
)) {
485 if (refclk
== 100000)
486 limit
= &intel_limits_ironlake_dual_lvds_100m
;
488 limit
= &intel_limits_ironlake_dual_lvds
;
490 if (refclk
== 100000)
491 limit
= &intel_limits_ironlake_single_lvds_100m
;
493 limit
= &intel_limits_ironlake_single_lvds
;
496 limit
= &intel_limits_ironlake_dac
;
501 static const intel_limit_t
*
502 intel_g4x_limit(struct intel_crtc_state
*crtc_state
)
504 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
505 const intel_limit_t
*limit
;
507 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
508 if (intel_is_dual_link_lvds(dev
))
509 limit
= &intel_limits_g4x_dual_channel_lvds
;
511 limit
= &intel_limits_g4x_single_channel_lvds
;
512 } else if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_HDMI
) ||
513 intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_ANALOG
)) {
514 limit
= &intel_limits_g4x_hdmi
;
515 } else if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_SDVO
)) {
516 limit
= &intel_limits_g4x_sdvo
;
517 } else /* The option is for other outputs */
518 limit
= &intel_limits_i9xx_sdvo
;
523 static const intel_limit_t
*
524 intel_limit(struct intel_crtc_state
*crtc_state
, int refclk
)
526 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
527 const intel_limit_t
*limit
;
530 limit
= &intel_limits_bxt
;
531 else if (HAS_PCH_SPLIT(dev
))
532 limit
= intel_ironlake_limit(crtc_state
, refclk
);
533 else if (IS_G4X(dev
)) {
534 limit
= intel_g4x_limit(crtc_state
);
535 } else if (IS_PINEVIEW(dev
)) {
536 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
))
537 limit
= &intel_limits_pineview_lvds
;
539 limit
= &intel_limits_pineview_sdvo
;
540 } else if (IS_CHERRYVIEW(dev
)) {
541 limit
= &intel_limits_chv
;
542 } else if (IS_VALLEYVIEW(dev
)) {
543 limit
= &intel_limits_vlv
;
544 } else if (!IS_GEN2(dev
)) {
545 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
))
546 limit
= &intel_limits_i9xx_lvds
;
548 limit
= &intel_limits_i9xx_sdvo
;
550 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
))
551 limit
= &intel_limits_i8xx_lvds
;
552 else if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_DVO
))
553 limit
= &intel_limits_i8xx_dvo
;
555 limit
= &intel_limits_i8xx_dac
;
560 /* m1 is reserved as 0 in Pineview, n is a ring counter */
561 static void pineview_clock(int refclk
, intel_clock_t
*clock
)
563 clock
->m
= clock
->m2
+ 2;
564 clock
->p
= clock
->p1
* clock
->p2
;
565 if (WARN_ON(clock
->n
== 0 || clock
->p
== 0))
567 clock
->vco
= DIV_ROUND_CLOSEST(refclk
* clock
->m
, clock
->n
);
568 clock
->dot
= DIV_ROUND_CLOSEST(clock
->vco
, clock
->p
);
571 static uint32_t i9xx_dpll_compute_m(struct dpll
*dpll
)
573 return 5 * (dpll
->m1
+ 2) + (dpll
->m2
+ 2);
576 static void i9xx_clock(int refclk
, intel_clock_t
*clock
)
578 clock
->m
= i9xx_dpll_compute_m(clock
);
579 clock
->p
= clock
->p1
* clock
->p2
;
580 if (WARN_ON(clock
->n
+ 2 == 0 || clock
->p
== 0))
582 clock
->vco
= DIV_ROUND_CLOSEST(refclk
* clock
->m
, clock
->n
+ 2);
583 clock
->dot
= DIV_ROUND_CLOSEST(clock
->vco
, clock
->p
);
586 static void chv_clock(int refclk
, intel_clock_t
*clock
)
588 clock
->m
= clock
->m1
* clock
->m2
;
589 clock
->p
= clock
->p1
* clock
->p2
;
590 if (WARN_ON(clock
->n
== 0 || clock
->p
== 0))
592 clock
->vco
= DIV_ROUND_CLOSEST_ULL((uint64_t)refclk
* clock
->m
,
594 clock
->dot
= DIV_ROUND_CLOSEST(clock
->vco
, clock
->p
);
597 #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
599 * Returns whether the given set of divisors are valid for a given refclk with
600 * the given connectors.
603 static bool intel_PLL_is_valid(struct drm_device
*dev
,
604 const intel_limit_t
*limit
,
605 const intel_clock_t
*clock
)
607 if (clock
->n
< limit
->n
.min
|| limit
->n
.max
< clock
->n
)
608 INTELPllInvalid("n out of range\n");
609 if (clock
->p1
< limit
->p1
.min
|| limit
->p1
.max
< clock
->p1
)
610 INTELPllInvalid("p1 out of range\n");
611 if (clock
->m2
< limit
->m2
.min
|| limit
->m2
.max
< clock
->m2
)
612 INTELPllInvalid("m2 out of range\n");
613 if (clock
->m1
< limit
->m1
.min
|| limit
->m1
.max
< clock
->m1
)
614 INTELPllInvalid("m1 out of range\n");
616 if (!IS_PINEVIEW(dev
) && !IS_VALLEYVIEW(dev
) && !IS_BROXTON(dev
))
617 if (clock
->m1
<= clock
->m2
)
618 INTELPllInvalid("m1 <= m2\n");
620 if (!IS_VALLEYVIEW(dev
) && !IS_BROXTON(dev
)) {
621 if (clock
->p
< limit
->p
.min
|| limit
->p
.max
< clock
->p
)
622 INTELPllInvalid("p out of range\n");
623 if (clock
->m
< limit
->m
.min
|| limit
->m
.max
< clock
->m
)
624 INTELPllInvalid("m out of range\n");
627 if (clock
->vco
< limit
->vco
.min
|| limit
->vco
.max
< clock
->vco
)
628 INTELPllInvalid("vco out of range\n");
629 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
630 * connector, etc., rather than just a single range.
632 if (clock
->dot
< limit
->dot
.min
|| limit
->dot
.max
< clock
->dot
)
633 INTELPllInvalid("dot out of range\n");
639 i9xx_find_best_dpll(const intel_limit_t
*limit
,
640 struct intel_crtc_state
*crtc_state
,
641 int target
, int refclk
, intel_clock_t
*match_clock
,
642 intel_clock_t
*best_clock
)
644 struct intel_crtc
*crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
645 struct drm_device
*dev
= crtc
->base
.dev
;
649 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
651 * For LVDS just rely on its current settings for dual-channel.
652 * We haven't figured out how to reliably set up different
653 * single/dual channel state, if we even can.
655 if (intel_is_dual_link_lvds(dev
))
656 clock
.p2
= limit
->p2
.p2_fast
;
658 clock
.p2
= limit
->p2
.p2_slow
;
660 if (target
< limit
->p2
.dot_limit
)
661 clock
.p2
= limit
->p2
.p2_slow
;
663 clock
.p2
= limit
->p2
.p2_fast
;
666 memset(best_clock
, 0, sizeof(*best_clock
));
668 for (clock
.m1
= limit
->m1
.min
; clock
.m1
<= limit
->m1
.max
;
670 for (clock
.m2
= limit
->m2
.min
;
671 clock
.m2
<= limit
->m2
.max
; clock
.m2
++) {
672 if (clock
.m2
>= clock
.m1
)
674 for (clock
.n
= limit
->n
.min
;
675 clock
.n
<= limit
->n
.max
; clock
.n
++) {
676 for (clock
.p1
= limit
->p1
.min
;
677 clock
.p1
<= limit
->p1
.max
; clock
.p1
++) {
680 i9xx_clock(refclk
, &clock
);
681 if (!intel_PLL_is_valid(dev
, limit
,
685 clock
.p
!= match_clock
->p
)
688 this_err
= abs(clock
.dot
- target
);
689 if (this_err
< err
) {
698 return (err
!= target
);
702 pnv_find_best_dpll(const intel_limit_t
*limit
,
703 struct intel_crtc_state
*crtc_state
,
704 int target
, int refclk
, intel_clock_t
*match_clock
,
705 intel_clock_t
*best_clock
)
707 struct intel_crtc
*crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
708 struct drm_device
*dev
= crtc
->base
.dev
;
712 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
714 * For LVDS just rely on its current settings for dual-channel.
715 * We haven't figured out how to reliably set up different
716 * single/dual channel state, if we even can.
718 if (intel_is_dual_link_lvds(dev
))
719 clock
.p2
= limit
->p2
.p2_fast
;
721 clock
.p2
= limit
->p2
.p2_slow
;
723 if (target
< limit
->p2
.dot_limit
)
724 clock
.p2
= limit
->p2
.p2_slow
;
726 clock
.p2
= limit
->p2
.p2_fast
;
729 memset(best_clock
, 0, sizeof(*best_clock
));
731 for (clock
.m1
= limit
->m1
.min
; clock
.m1
<= limit
->m1
.max
;
733 for (clock
.m2
= limit
->m2
.min
;
734 clock
.m2
<= limit
->m2
.max
; clock
.m2
++) {
735 for (clock
.n
= limit
->n
.min
;
736 clock
.n
<= limit
->n
.max
; clock
.n
++) {
737 for (clock
.p1
= limit
->p1
.min
;
738 clock
.p1
<= limit
->p1
.max
; clock
.p1
++) {
741 pineview_clock(refclk
, &clock
);
742 if (!intel_PLL_is_valid(dev
, limit
,
746 clock
.p
!= match_clock
->p
)
749 this_err
= abs(clock
.dot
- target
);
750 if (this_err
< err
) {
759 return (err
!= target
);
763 g4x_find_best_dpll(const intel_limit_t
*limit
,
764 struct intel_crtc_state
*crtc_state
,
765 int target
, int refclk
, intel_clock_t
*match_clock
,
766 intel_clock_t
*best_clock
)
768 struct intel_crtc
*crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
769 struct drm_device
*dev
= crtc
->base
.dev
;
773 /* approximately equals target * 0.00585 */
774 int err_most
= (target
>> 8) + (target
>> 9);
777 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
778 if (intel_is_dual_link_lvds(dev
))
779 clock
.p2
= limit
->p2
.p2_fast
;
781 clock
.p2
= limit
->p2
.p2_slow
;
783 if (target
< limit
->p2
.dot_limit
)
784 clock
.p2
= limit
->p2
.p2_slow
;
786 clock
.p2
= limit
->p2
.p2_fast
;
789 memset(best_clock
, 0, sizeof(*best_clock
));
790 max_n
= limit
->n
.max
;
791 /* based on hardware requirement, prefer smaller n to precision */
792 for (clock
.n
= limit
->n
.min
; clock
.n
<= max_n
; clock
.n
++) {
793 /* based on hardware requirement, prefere larger m1,m2 */
794 for (clock
.m1
= limit
->m1
.max
;
795 clock
.m1
>= limit
->m1
.min
; clock
.m1
--) {
796 for (clock
.m2
= limit
->m2
.max
;
797 clock
.m2
>= limit
->m2
.min
; clock
.m2
--) {
798 for (clock
.p1
= limit
->p1
.max
;
799 clock
.p1
>= limit
->p1
.min
; clock
.p1
--) {
802 i9xx_clock(refclk
, &clock
);
803 if (!intel_PLL_is_valid(dev
, limit
,
807 this_err
= abs(clock
.dot
- target
);
808 if (this_err
< err_most
) {
822 * Check if the calculated PLL configuration is more optimal compared to the
823 * best configuration and error found so far. Return the calculated error.
825 static bool vlv_PLL_is_optimal(struct drm_device
*dev
, int target_freq
,
826 const intel_clock_t
*calculated_clock
,
827 const intel_clock_t
*best_clock
,
828 unsigned int best_error_ppm
,
829 unsigned int *error_ppm
)
832 * For CHV ignore the error and consider only the P value.
833 * Prefer a bigger P value based on HW requirements.
835 if (IS_CHERRYVIEW(dev
)) {
838 return calculated_clock
->p
> best_clock
->p
;
841 if (WARN_ON_ONCE(!target_freq
))
844 *error_ppm
= div_u64(1000000ULL *
845 abs(target_freq
- calculated_clock
->dot
),
848 * Prefer a better P value over a better (smaller) error if the error
849 * is small. Ensure this preference for future configurations too by
850 * setting the error to 0.
852 if (*error_ppm
< 100 && calculated_clock
->p
> best_clock
->p
) {
858 return *error_ppm
+ 10 < best_error_ppm
;
862 vlv_find_best_dpll(const intel_limit_t
*limit
,
863 struct intel_crtc_state
*crtc_state
,
864 int target
, int refclk
, intel_clock_t
*match_clock
,
865 intel_clock_t
*best_clock
)
867 struct intel_crtc
*crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
868 struct drm_device
*dev
= crtc
->base
.dev
;
870 unsigned int bestppm
= 1000000;
871 /* min update 19.2 MHz */
872 int max_n
= min(limit
->n
.max
, refclk
/ 19200);
875 target
*= 5; /* fast clock */
877 memset(best_clock
, 0, sizeof(*best_clock
));
879 /* based on hardware requirement, prefer smaller n to precision */
880 for (clock
.n
= limit
->n
.min
; clock
.n
<= max_n
; clock
.n
++) {
881 for (clock
.p1
= limit
->p1
.max
; clock
.p1
>= limit
->p1
.min
; clock
.p1
--) {
882 for (clock
.p2
= limit
->p2
.p2_fast
; clock
.p2
>= limit
->p2
.p2_slow
;
883 clock
.p2
-= clock
.p2
> 10 ? 2 : 1) {
884 clock
.p
= clock
.p1
* clock
.p2
;
885 /* based on hardware requirement, prefer bigger m1,m2 values */
886 for (clock
.m1
= limit
->m1
.min
; clock
.m1
<= limit
->m1
.max
; clock
.m1
++) {
889 clock
.m2
= DIV_ROUND_CLOSEST(target
* clock
.p
* clock
.n
,
892 vlv_clock(refclk
, &clock
);
894 if (!intel_PLL_is_valid(dev
, limit
,
898 if (!vlv_PLL_is_optimal(dev
, target
,
916 chv_find_best_dpll(const intel_limit_t
*limit
,
917 struct intel_crtc_state
*crtc_state
,
918 int target
, int refclk
, intel_clock_t
*match_clock
,
919 intel_clock_t
*best_clock
)
921 struct intel_crtc
*crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
922 struct drm_device
*dev
= crtc
->base
.dev
;
923 unsigned int best_error_ppm
;
928 memset(best_clock
, 0, sizeof(*best_clock
));
929 best_error_ppm
= 1000000;
932 * Based on hardware doc, the n always set to 1, and m1 always
933 * set to 2. If requires to support 200Mhz refclk, we need to
934 * revisit this because n may not 1 anymore.
936 clock
.n
= 1, clock
.m1
= 2;
937 target
*= 5; /* fast clock */
939 for (clock
.p1
= limit
->p1
.max
; clock
.p1
>= limit
->p1
.min
; clock
.p1
--) {
940 for (clock
.p2
= limit
->p2
.p2_fast
;
941 clock
.p2
>= limit
->p2
.p2_slow
;
942 clock
.p2
-= clock
.p2
> 10 ? 2 : 1) {
943 unsigned int error_ppm
;
945 clock
.p
= clock
.p1
* clock
.p2
;
947 m2
= DIV_ROUND_CLOSEST_ULL(((uint64_t)target
* clock
.p
*
948 clock
.n
) << 22, refclk
* clock
.m1
);
950 if (m2
> INT_MAX
/clock
.m1
)
955 chv_clock(refclk
, &clock
);
957 if (!intel_PLL_is_valid(dev
, limit
, &clock
))
960 if (!vlv_PLL_is_optimal(dev
, target
, &clock
, best_clock
,
961 best_error_ppm
, &error_ppm
))
965 best_error_ppm
= error_ppm
;
973 bool bxt_find_best_dpll(struct intel_crtc_state
*crtc_state
, int target_clock
,
974 intel_clock_t
*best_clock
)
976 int refclk
= i9xx_get_refclk(crtc_state
, 0);
978 return chv_find_best_dpll(intel_limit(crtc_state
, refclk
), crtc_state
,
979 target_clock
, refclk
, NULL
, best_clock
);
982 bool intel_crtc_active(struct drm_crtc
*crtc
)
984 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
986 /* Be paranoid as we can arrive here with only partial
987 * state retrieved from the hardware during setup.
989 * We can ditch the adjusted_mode.crtc_clock check as soon
990 * as Haswell has gained clock readout/fastboot support.
992 * We can ditch the crtc->primary->fb check as soon as we can
993 * properly reconstruct framebuffers.
995 * FIXME: The intel_crtc->active here should be switched to
996 * crtc->state->active once we have proper CRTC states wired up
999 return intel_crtc
->active
&& crtc
->primary
->state
->fb
&&
1000 intel_crtc
->config
->base
.adjusted_mode
.crtc_clock
;
1003 enum transcoder
intel_pipe_to_cpu_transcoder(struct drm_i915_private
*dev_priv
,
1006 struct drm_crtc
*crtc
= dev_priv
->pipe_to_crtc_mapping
[pipe
];
1007 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
1009 return intel_crtc
->config
->cpu_transcoder
;
1012 static bool pipe_dsl_stopped(struct drm_device
*dev
, enum pipe pipe
)
1014 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1015 u32 reg
= PIPEDSL(pipe
);
1020 line_mask
= DSL_LINEMASK_GEN2
;
1022 line_mask
= DSL_LINEMASK_GEN3
;
1024 line1
= I915_READ(reg
) & line_mask
;
1026 line2
= I915_READ(reg
) & line_mask
;
1028 return line1
== line2
;
1032 * intel_wait_for_pipe_off - wait for pipe to turn off
1033 * @crtc: crtc whose pipe to wait for
1035 * After disabling a pipe, we can't wait for vblank in the usual way,
1036 * spinning on the vblank interrupt status bit, since we won't actually
1037 * see an interrupt when the pipe is disabled.
1039 * On Gen4 and above:
1040 * wait for the pipe register state bit to turn off
1043 * wait for the display line value to settle (it usually
1044 * ends up stopping at the start of the next frame).
1047 static void intel_wait_for_pipe_off(struct intel_crtc
*crtc
)
1049 struct drm_device
*dev
= crtc
->base
.dev
;
1050 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1051 enum transcoder cpu_transcoder
= crtc
->config
->cpu_transcoder
;
1052 enum pipe pipe
= crtc
->pipe
;
1054 if (INTEL_INFO(dev
)->gen
>= 4) {
1055 int reg
= PIPECONF(cpu_transcoder
);
1057 /* Wait for the Pipe State to go off */
1058 if (wait_for((I915_READ(reg
) & I965_PIPECONF_ACTIVE
) == 0,
1060 WARN(1, "pipe_off wait timed out\n");
1062 /* Wait for the display line to settle */
1063 if (wait_for(pipe_dsl_stopped(dev
, pipe
), 100))
1064 WARN(1, "pipe_off wait timed out\n");
1069 * ibx_digital_port_connected - is the specified port connected?
1070 * @dev_priv: i915 private structure
1071 * @port: the port to test
1073 * Returns true if @port is connected, false otherwise.
1075 bool ibx_digital_port_connected(struct drm_i915_private
*dev_priv
,
1076 struct intel_digital_port
*port
)
1080 if (HAS_PCH_IBX(dev_priv
->dev
)) {
1081 switch (port
->port
) {
1083 bit
= SDE_PORTB_HOTPLUG
;
1086 bit
= SDE_PORTC_HOTPLUG
;
1089 bit
= SDE_PORTD_HOTPLUG
;
1095 switch (port
->port
) {
1097 bit
= SDE_PORTB_HOTPLUG_CPT
;
1100 bit
= SDE_PORTC_HOTPLUG_CPT
;
1103 bit
= SDE_PORTD_HOTPLUG_CPT
;
1110 return I915_READ(SDEISR
) & bit
;
1113 static const char *state_string(bool enabled
)
1115 return enabled
? "on" : "off";
1118 /* Only for pre-ILK configs */
1119 void assert_pll(struct drm_i915_private
*dev_priv
,
1120 enum pipe pipe
, bool state
)
1127 val
= I915_READ(reg
);
1128 cur_state
= !!(val
& DPLL_VCO_ENABLE
);
1129 I915_STATE_WARN(cur_state
!= state
,
1130 "PLL state assertion failure (expected %s, current %s)\n",
1131 state_string(state
), state_string(cur_state
));
1134 /* XXX: the dsi pll is shared between MIPI DSI ports */
1135 static void assert_dsi_pll(struct drm_i915_private
*dev_priv
, bool state
)
1140 mutex_lock(&dev_priv
->dpio_lock
);
1141 val
= vlv_cck_read(dev_priv
, CCK_REG_DSI_PLL_CONTROL
);
1142 mutex_unlock(&dev_priv
->dpio_lock
);
1144 cur_state
= val
& DSI_PLL_VCO_EN
;
1145 I915_STATE_WARN(cur_state
!= state
,
1146 "DSI PLL state assertion failure (expected %s, current %s)\n",
1147 state_string(state
), state_string(cur_state
));
1149 #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true)
1150 #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false)
1152 struct intel_shared_dpll
*
1153 intel_crtc_to_shared_dpll(struct intel_crtc
*crtc
)
1155 struct drm_i915_private
*dev_priv
= crtc
->base
.dev
->dev_private
;
1157 if (crtc
->config
->shared_dpll
< 0)
1160 return &dev_priv
->shared_dplls
[crtc
->config
->shared_dpll
];
1164 void assert_shared_dpll(struct drm_i915_private
*dev_priv
,
1165 struct intel_shared_dpll
*pll
,
1169 struct intel_dpll_hw_state hw_state
;
1172 "asserting DPLL %s with no DPLL\n", state_string(state
)))
1175 cur_state
= pll
->get_hw_state(dev_priv
, pll
, &hw_state
);
1176 I915_STATE_WARN(cur_state
!= state
,
1177 "%s assertion failure (expected %s, current %s)\n",
1178 pll
->name
, state_string(state
), state_string(cur_state
));
1181 static void assert_fdi_tx(struct drm_i915_private
*dev_priv
,
1182 enum pipe pipe
, bool state
)
1187 enum transcoder cpu_transcoder
= intel_pipe_to_cpu_transcoder(dev_priv
,
1190 if (HAS_DDI(dev_priv
->dev
)) {
1191 /* DDI does not have a specific FDI_TX register */
1192 reg
= TRANS_DDI_FUNC_CTL(cpu_transcoder
);
1193 val
= I915_READ(reg
);
1194 cur_state
= !!(val
& TRANS_DDI_FUNC_ENABLE
);
1196 reg
= FDI_TX_CTL(pipe
);
1197 val
= I915_READ(reg
);
1198 cur_state
= !!(val
& FDI_TX_ENABLE
);
1200 I915_STATE_WARN(cur_state
!= state
,
1201 "FDI TX state assertion failure (expected %s, current %s)\n",
1202 state_string(state
), state_string(cur_state
));
1204 #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1205 #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1207 static void assert_fdi_rx(struct drm_i915_private
*dev_priv
,
1208 enum pipe pipe
, bool state
)
1214 reg
= FDI_RX_CTL(pipe
);
1215 val
= I915_READ(reg
);
1216 cur_state
= !!(val
& FDI_RX_ENABLE
);
1217 I915_STATE_WARN(cur_state
!= state
,
1218 "FDI RX state assertion failure (expected %s, current %s)\n",
1219 state_string(state
), state_string(cur_state
));
1221 #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1222 #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1224 static void assert_fdi_tx_pll_enabled(struct drm_i915_private
*dev_priv
,
1230 /* ILK FDI PLL is always enabled */
1231 if (INTEL_INFO(dev_priv
->dev
)->gen
== 5)
1234 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
1235 if (HAS_DDI(dev_priv
->dev
))
1238 reg
= FDI_TX_CTL(pipe
);
1239 val
= I915_READ(reg
);
1240 I915_STATE_WARN(!(val
& FDI_TX_PLL_ENABLE
), "FDI TX PLL assertion failure, should be active but is disabled\n");
1243 void assert_fdi_rx_pll(struct drm_i915_private
*dev_priv
,
1244 enum pipe pipe
, bool state
)
1250 reg
= FDI_RX_CTL(pipe
);
1251 val
= I915_READ(reg
);
1252 cur_state
= !!(val
& FDI_RX_PLL_ENABLE
);
1253 I915_STATE_WARN(cur_state
!= state
,
1254 "FDI RX PLL assertion failure (expected %s, current %s)\n",
1255 state_string(state
), state_string(cur_state
));
1258 void assert_panel_unlocked(struct drm_i915_private
*dev_priv
,
1261 struct drm_device
*dev
= dev_priv
->dev
;
1264 enum pipe panel_pipe
= PIPE_A
;
1267 if (WARN_ON(HAS_DDI(dev
)))
1270 if (HAS_PCH_SPLIT(dev
)) {
1273 pp_reg
= PCH_PP_CONTROL
;
1274 port_sel
= I915_READ(PCH_PP_ON_DELAYS
) & PANEL_PORT_SELECT_MASK
;
1276 if (port_sel
== PANEL_PORT_SELECT_LVDS
&&
1277 I915_READ(PCH_LVDS
) & LVDS_PIPEB_SELECT
)
1278 panel_pipe
= PIPE_B
;
1279 /* XXX: else fix for eDP */
1280 } else if (IS_VALLEYVIEW(dev
)) {
1281 /* presumably write lock depends on pipe, not port select */
1282 pp_reg
= VLV_PIPE_PP_CONTROL(pipe
);
1285 pp_reg
= PP_CONTROL
;
1286 if (I915_READ(LVDS
) & LVDS_PIPEB_SELECT
)
1287 panel_pipe
= PIPE_B
;
1290 val
= I915_READ(pp_reg
);
1291 if (!(val
& PANEL_POWER_ON
) ||
1292 ((val
& PANEL_UNLOCK_MASK
) == PANEL_UNLOCK_REGS
))
1295 I915_STATE_WARN(panel_pipe
== pipe
&& locked
,
1296 "panel assertion failure, pipe %c regs locked\n",
1300 static void assert_cursor(struct drm_i915_private
*dev_priv
,
1301 enum pipe pipe
, bool state
)
1303 struct drm_device
*dev
= dev_priv
->dev
;
1306 if (IS_845G(dev
) || IS_I865G(dev
))
1307 cur_state
= I915_READ(_CURACNTR
) & CURSOR_ENABLE
;
1309 cur_state
= I915_READ(CURCNTR(pipe
)) & CURSOR_MODE
;
1311 I915_STATE_WARN(cur_state
!= state
,
1312 "cursor on pipe %c assertion failure (expected %s, current %s)\n",
1313 pipe_name(pipe
), state_string(state
), state_string(cur_state
));
1315 #define assert_cursor_enabled(d, p) assert_cursor(d, p, true)
1316 #define assert_cursor_disabled(d, p) assert_cursor(d, p, false)
1318 void assert_pipe(struct drm_i915_private
*dev_priv
,
1319 enum pipe pipe
, bool state
)
1324 enum transcoder cpu_transcoder
= intel_pipe_to_cpu_transcoder(dev_priv
,
1327 /* if we need the pipe quirk it must be always on */
1328 if ((pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
1329 (pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
1332 if (!intel_display_power_is_enabled(dev_priv
,
1333 POWER_DOMAIN_TRANSCODER(cpu_transcoder
))) {
1336 reg
= PIPECONF(cpu_transcoder
);
1337 val
= I915_READ(reg
);
1338 cur_state
= !!(val
& PIPECONF_ENABLE
);
1341 I915_STATE_WARN(cur_state
!= state
,
1342 "pipe %c assertion failure (expected %s, current %s)\n",
1343 pipe_name(pipe
), state_string(state
), state_string(cur_state
));
1346 static void assert_plane(struct drm_i915_private
*dev_priv
,
1347 enum plane plane
, bool state
)
1353 reg
= DSPCNTR(plane
);
1354 val
= I915_READ(reg
);
1355 cur_state
= !!(val
& DISPLAY_PLANE_ENABLE
);
1356 I915_STATE_WARN(cur_state
!= state
,
1357 "plane %c assertion failure (expected %s, current %s)\n",
1358 plane_name(plane
), state_string(state
), state_string(cur_state
));
1361 #define assert_plane_enabled(d, p) assert_plane(d, p, true)
1362 #define assert_plane_disabled(d, p) assert_plane(d, p, false)
1364 static void assert_planes_disabled(struct drm_i915_private
*dev_priv
,
1367 struct drm_device
*dev
= dev_priv
->dev
;
1372 /* Primary planes are fixed to pipes on gen4+ */
1373 if (INTEL_INFO(dev
)->gen
>= 4) {
1374 reg
= DSPCNTR(pipe
);
1375 val
= I915_READ(reg
);
1376 I915_STATE_WARN(val
& DISPLAY_PLANE_ENABLE
,
1377 "plane %c assertion failure, should be disabled but not\n",
1382 /* Need to check both planes against the pipe */
1383 for_each_pipe(dev_priv
, i
) {
1385 val
= I915_READ(reg
);
1386 cur_pipe
= (val
& DISPPLANE_SEL_PIPE_MASK
) >>
1387 DISPPLANE_SEL_PIPE_SHIFT
;
1388 I915_STATE_WARN((val
& DISPLAY_PLANE_ENABLE
) && pipe
== cur_pipe
,
1389 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1390 plane_name(i
), pipe_name(pipe
));
1394 static void assert_sprites_disabled(struct drm_i915_private
*dev_priv
,
1397 struct drm_device
*dev
= dev_priv
->dev
;
1401 if (INTEL_INFO(dev
)->gen
>= 9) {
1402 for_each_sprite(dev_priv
, pipe
, sprite
) {
1403 val
= I915_READ(PLANE_CTL(pipe
, sprite
));
1404 I915_STATE_WARN(val
& PLANE_CTL_ENABLE
,
1405 "plane %d assertion failure, should be off on pipe %c but is still active\n",
1406 sprite
, pipe_name(pipe
));
1408 } else if (IS_VALLEYVIEW(dev
)) {
1409 for_each_sprite(dev_priv
, pipe
, sprite
) {
1410 reg
= SPCNTR(pipe
, sprite
);
1411 val
= I915_READ(reg
);
1412 I915_STATE_WARN(val
& SP_ENABLE
,
1413 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1414 sprite_name(pipe
, sprite
), pipe_name(pipe
));
1416 } else if (INTEL_INFO(dev
)->gen
>= 7) {
1418 val
= I915_READ(reg
);
1419 I915_STATE_WARN(val
& SPRITE_ENABLE
,
1420 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1421 plane_name(pipe
), pipe_name(pipe
));
1422 } else if (INTEL_INFO(dev
)->gen
>= 5) {
1423 reg
= DVSCNTR(pipe
);
1424 val
= I915_READ(reg
);
1425 I915_STATE_WARN(val
& DVS_ENABLE
,
1426 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1427 plane_name(pipe
), pipe_name(pipe
));
1431 static void assert_vblank_disabled(struct drm_crtc
*crtc
)
1433 if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc
) == 0))
1434 drm_crtc_vblank_put(crtc
);
1437 static void ibx_assert_pch_refclk_enabled(struct drm_i915_private
*dev_priv
)
1442 I915_STATE_WARN_ON(!(HAS_PCH_IBX(dev_priv
->dev
) || HAS_PCH_CPT(dev_priv
->dev
)));
1444 val
= I915_READ(PCH_DREF_CONTROL
);
1445 enabled
= !!(val
& (DREF_SSC_SOURCE_MASK
| DREF_NONSPREAD_SOURCE_MASK
|
1446 DREF_SUPERSPREAD_SOURCE_MASK
));
1447 I915_STATE_WARN(!enabled
, "PCH refclk assertion failure, should be active but is disabled\n");
1450 static void assert_pch_transcoder_disabled(struct drm_i915_private
*dev_priv
,
1457 reg
= PCH_TRANSCONF(pipe
);
1458 val
= I915_READ(reg
);
1459 enabled
= !!(val
& TRANS_ENABLE
);
1460 I915_STATE_WARN(enabled
,
1461 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1465 static bool dp_pipe_enabled(struct drm_i915_private
*dev_priv
,
1466 enum pipe pipe
, u32 port_sel
, u32 val
)
1468 if ((val
& DP_PORT_EN
) == 0)
1471 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1472 u32 trans_dp_ctl_reg
= TRANS_DP_CTL(pipe
);
1473 u32 trans_dp_ctl
= I915_READ(trans_dp_ctl_reg
);
1474 if ((trans_dp_ctl
& TRANS_DP_PORT_SEL_MASK
) != port_sel
)
1476 } else if (IS_CHERRYVIEW(dev_priv
->dev
)) {
1477 if ((val
& DP_PIPE_MASK_CHV
) != DP_PIPE_SELECT_CHV(pipe
))
1480 if ((val
& DP_PIPE_MASK
) != (pipe
<< 30))
1486 static bool hdmi_pipe_enabled(struct drm_i915_private
*dev_priv
,
1487 enum pipe pipe
, u32 val
)
1489 if ((val
& SDVO_ENABLE
) == 0)
1492 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1493 if ((val
& SDVO_PIPE_SEL_MASK_CPT
) != SDVO_PIPE_SEL_CPT(pipe
))
1495 } else if (IS_CHERRYVIEW(dev_priv
->dev
)) {
1496 if ((val
& SDVO_PIPE_SEL_MASK_CHV
) != SDVO_PIPE_SEL_CHV(pipe
))
1499 if ((val
& SDVO_PIPE_SEL_MASK
) != SDVO_PIPE_SEL(pipe
))
1505 static bool lvds_pipe_enabled(struct drm_i915_private
*dev_priv
,
1506 enum pipe pipe
, u32 val
)
1508 if ((val
& LVDS_PORT_EN
) == 0)
1511 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1512 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1515 if ((val
& LVDS_PIPE_MASK
) != LVDS_PIPE(pipe
))
1521 static bool adpa_pipe_enabled(struct drm_i915_private
*dev_priv
,
1522 enum pipe pipe
, u32 val
)
1524 if ((val
& ADPA_DAC_ENABLE
) == 0)
1526 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1527 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1530 if ((val
& ADPA_PIPE_SELECT_MASK
) != ADPA_PIPE_SELECT(pipe
))
1536 static void assert_pch_dp_disabled(struct drm_i915_private
*dev_priv
,
1537 enum pipe pipe
, int reg
, u32 port_sel
)
1539 u32 val
= I915_READ(reg
);
1540 I915_STATE_WARN(dp_pipe_enabled(dev_priv
, pipe
, port_sel
, val
),
1541 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
1542 reg
, pipe_name(pipe
));
1544 I915_STATE_WARN(HAS_PCH_IBX(dev_priv
->dev
) && (val
& DP_PORT_EN
) == 0
1545 && (val
& DP_PIPEB_SELECT
),
1546 "IBX PCH dp port still using transcoder B\n");
1549 static void assert_pch_hdmi_disabled(struct drm_i915_private
*dev_priv
,
1550 enum pipe pipe
, int reg
)
1552 u32 val
= I915_READ(reg
);
1553 I915_STATE_WARN(hdmi_pipe_enabled(dev_priv
, pipe
, val
),
1554 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
1555 reg
, pipe_name(pipe
));
1557 I915_STATE_WARN(HAS_PCH_IBX(dev_priv
->dev
) && (val
& SDVO_ENABLE
) == 0
1558 && (val
& SDVO_PIPE_B_SELECT
),
1559 "IBX PCH hdmi port still using transcoder B\n");
1562 static void assert_pch_ports_disabled(struct drm_i915_private
*dev_priv
,
1568 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_B
, TRANS_DP_PORT_SEL_B
);
1569 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_C
, TRANS_DP_PORT_SEL_C
);
1570 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_D
, TRANS_DP_PORT_SEL_D
);
1573 val
= I915_READ(reg
);
1574 I915_STATE_WARN(adpa_pipe_enabled(dev_priv
, pipe
, val
),
1575 "PCH VGA enabled on transcoder %c, should be disabled\n",
1579 val
= I915_READ(reg
);
1580 I915_STATE_WARN(lvds_pipe_enabled(dev_priv
, pipe
, val
),
1581 "PCH LVDS enabled on transcoder %c, should be disabled\n",
1584 assert_pch_hdmi_disabled(dev_priv
, pipe
, PCH_HDMIB
);
1585 assert_pch_hdmi_disabled(dev_priv
, pipe
, PCH_HDMIC
);
1586 assert_pch_hdmi_disabled(dev_priv
, pipe
, PCH_HDMID
);
1589 static void intel_init_dpio(struct drm_device
*dev
)
1591 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1593 if (!IS_VALLEYVIEW(dev
))
1597 * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C),
1598 * CHV x1 PHY (DP/HDMI D)
1599 * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C)
1601 if (IS_CHERRYVIEW(dev
)) {
1602 DPIO_PHY_IOSF_PORT(DPIO_PHY0
) = IOSF_PORT_DPIO_2
;
1603 DPIO_PHY_IOSF_PORT(DPIO_PHY1
) = IOSF_PORT_DPIO
;
1605 DPIO_PHY_IOSF_PORT(DPIO_PHY0
) = IOSF_PORT_DPIO
;
1609 static void vlv_enable_pll(struct intel_crtc
*crtc
,
1610 const struct intel_crtc_state
*pipe_config
)
1612 struct drm_device
*dev
= crtc
->base
.dev
;
1613 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1614 int reg
= DPLL(crtc
->pipe
);
1615 u32 dpll
= pipe_config
->dpll_hw_state
.dpll
;
1617 assert_pipe_disabled(dev_priv
, crtc
->pipe
);
1619 /* No really, not for ILK+ */
1620 BUG_ON(!IS_VALLEYVIEW(dev_priv
->dev
));
1622 /* PLL is protected by panel, make sure we can write it */
1623 if (IS_MOBILE(dev_priv
->dev
))
1624 assert_panel_unlocked(dev_priv
, crtc
->pipe
);
1626 I915_WRITE(reg
, dpll
);
1630 if (wait_for(((I915_READ(reg
) & DPLL_LOCK_VLV
) == DPLL_LOCK_VLV
), 1))
1631 DRM_ERROR("DPLL %d failed to lock\n", crtc
->pipe
);
1633 I915_WRITE(DPLL_MD(crtc
->pipe
), pipe_config
->dpll_hw_state
.dpll_md
);
1634 POSTING_READ(DPLL_MD(crtc
->pipe
));
1636 /* We do this three times for luck */
1637 I915_WRITE(reg
, dpll
);
1639 udelay(150); /* wait for warmup */
1640 I915_WRITE(reg
, dpll
);
1642 udelay(150); /* wait for warmup */
1643 I915_WRITE(reg
, dpll
);
1645 udelay(150); /* wait for warmup */
1648 static void chv_enable_pll(struct intel_crtc
*crtc
,
1649 const struct intel_crtc_state
*pipe_config
)
1651 struct drm_device
*dev
= crtc
->base
.dev
;
1652 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1653 int pipe
= crtc
->pipe
;
1654 enum dpio_channel port
= vlv_pipe_to_channel(pipe
);
1657 assert_pipe_disabled(dev_priv
, crtc
->pipe
);
1659 BUG_ON(!IS_CHERRYVIEW(dev_priv
->dev
));
1661 mutex_lock(&dev_priv
->dpio_lock
);
1663 /* Enable back the 10bit clock to display controller */
1664 tmp
= vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW14(port
));
1665 tmp
|= DPIO_DCLKP_EN
;
1666 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW14(port
), tmp
);
1669 * Need to wait > 100ns between dclkp clock enable bit and PLL enable.
1674 I915_WRITE(DPLL(pipe
), pipe_config
->dpll_hw_state
.dpll
);
1676 /* Check PLL is locked */
1677 if (wait_for(((I915_READ(DPLL(pipe
)) & DPLL_LOCK_VLV
) == DPLL_LOCK_VLV
), 1))
1678 DRM_ERROR("PLL %d failed to lock\n", pipe
);
1680 /* not sure when this should be written */
1681 I915_WRITE(DPLL_MD(pipe
), pipe_config
->dpll_hw_state
.dpll_md
);
1682 POSTING_READ(DPLL_MD(pipe
));
1684 mutex_unlock(&dev_priv
->dpio_lock
);
1687 static int intel_num_dvo_pipes(struct drm_device
*dev
)
1689 struct intel_crtc
*crtc
;
1692 for_each_intel_crtc(dev
, crtc
)
1693 count
+= crtc
->active
&&
1694 intel_pipe_has_type(crtc
, INTEL_OUTPUT_DVO
);
1699 static void i9xx_enable_pll(struct intel_crtc
*crtc
)
1701 struct drm_device
*dev
= crtc
->base
.dev
;
1702 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1703 int reg
= DPLL(crtc
->pipe
);
1704 u32 dpll
= crtc
->config
->dpll_hw_state
.dpll
;
1706 assert_pipe_disabled(dev_priv
, crtc
->pipe
);
1708 /* No really, not for ILK+ */
1709 BUG_ON(INTEL_INFO(dev
)->gen
>= 5);
1711 /* PLL is protected by panel, make sure we can write it */
1712 if (IS_MOBILE(dev
) && !IS_I830(dev
))
1713 assert_panel_unlocked(dev_priv
, crtc
->pipe
);
1715 /* Enable DVO 2x clock on both PLLs if necessary */
1716 if (IS_I830(dev
) && intel_num_dvo_pipes(dev
) > 0) {
1718 * It appears to be important that we don't enable this
1719 * for the current pipe before otherwise configuring the
1720 * PLL. No idea how this should be handled if multiple
1721 * DVO outputs are enabled simultaneosly.
1723 dpll
|= DPLL_DVO_2X_MODE
;
1724 I915_WRITE(DPLL(!crtc
->pipe
),
1725 I915_READ(DPLL(!crtc
->pipe
)) | DPLL_DVO_2X_MODE
);
1728 /* Wait for the clocks to stabilize. */
1732 if (INTEL_INFO(dev
)->gen
>= 4) {
1733 I915_WRITE(DPLL_MD(crtc
->pipe
),
1734 crtc
->config
->dpll_hw_state
.dpll_md
);
1736 /* The pixel multiplier can only be updated once the
1737 * DPLL is enabled and the clocks are stable.
1739 * So write it again.
1741 I915_WRITE(reg
, dpll
);
1744 /* We do this three times for luck */
1745 I915_WRITE(reg
, dpll
);
1747 udelay(150); /* wait for warmup */
1748 I915_WRITE(reg
, dpll
);
1750 udelay(150); /* wait for warmup */
1751 I915_WRITE(reg
, dpll
);
1753 udelay(150); /* wait for warmup */
1757 * i9xx_disable_pll - disable a PLL
1758 * @dev_priv: i915 private structure
1759 * @pipe: pipe PLL to disable
1761 * Disable the PLL for @pipe, making sure the pipe is off first.
1763 * Note! This is for pre-ILK only.
1765 static void i9xx_disable_pll(struct intel_crtc
*crtc
)
1767 struct drm_device
*dev
= crtc
->base
.dev
;
1768 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1769 enum pipe pipe
= crtc
->pipe
;
1771 /* Disable DVO 2x clock on both PLLs if necessary */
1773 intel_pipe_has_type(crtc
, INTEL_OUTPUT_DVO
) &&
1774 intel_num_dvo_pipes(dev
) == 1) {
1775 I915_WRITE(DPLL(PIPE_B
),
1776 I915_READ(DPLL(PIPE_B
)) & ~DPLL_DVO_2X_MODE
);
1777 I915_WRITE(DPLL(PIPE_A
),
1778 I915_READ(DPLL(PIPE_A
)) & ~DPLL_DVO_2X_MODE
);
1781 /* Don't disable pipe or pipe PLLs if needed */
1782 if ((pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
1783 (pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
1786 /* Make sure the pipe isn't still relying on us */
1787 assert_pipe_disabled(dev_priv
, pipe
);
1789 I915_WRITE(DPLL(pipe
), 0);
1790 POSTING_READ(DPLL(pipe
));
1793 static void vlv_disable_pll(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1797 /* Make sure the pipe isn't still relying on us */
1798 assert_pipe_disabled(dev_priv
, pipe
);
1801 * Leave integrated clock source and reference clock enabled for pipe B.
1802 * The latter is needed for VGA hotplug / manual detection.
1805 val
= DPLL_INTEGRATED_CRI_CLK_VLV
| DPLL_REFA_CLK_ENABLE_VLV
;
1806 I915_WRITE(DPLL(pipe
), val
);
1807 POSTING_READ(DPLL(pipe
));
1811 static void chv_disable_pll(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1813 enum dpio_channel port
= vlv_pipe_to_channel(pipe
);
1816 /* Make sure the pipe isn't still relying on us */
1817 assert_pipe_disabled(dev_priv
, pipe
);
1819 /* Set PLL en = 0 */
1820 val
= DPLL_SSC_REF_CLOCK_CHV
| DPLL_REFA_CLK_ENABLE_VLV
;
1822 val
|= DPLL_INTEGRATED_CRI_CLK_VLV
;
1823 I915_WRITE(DPLL(pipe
), val
);
1824 POSTING_READ(DPLL(pipe
));
1826 mutex_lock(&dev_priv
->dpio_lock
);
1828 /* Disable 10bit clock to display controller */
1829 val
= vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW14(port
));
1830 val
&= ~DPIO_DCLKP_EN
;
1831 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW14(port
), val
);
1833 /* disable left/right clock distribution */
1834 if (pipe
!= PIPE_B
) {
1835 val
= vlv_dpio_read(dev_priv
, pipe
, _CHV_CMN_DW5_CH0
);
1836 val
&= ~(CHV_BUFLEFTENA1_MASK
| CHV_BUFRIGHTENA1_MASK
);
1837 vlv_dpio_write(dev_priv
, pipe
, _CHV_CMN_DW5_CH0
, val
);
1839 val
= vlv_dpio_read(dev_priv
, pipe
, _CHV_CMN_DW1_CH1
);
1840 val
&= ~(CHV_BUFLEFTENA2_MASK
| CHV_BUFRIGHTENA2_MASK
);
1841 vlv_dpio_write(dev_priv
, pipe
, _CHV_CMN_DW1_CH1
, val
);
1844 mutex_unlock(&dev_priv
->dpio_lock
);
1847 void vlv_wait_port_ready(struct drm_i915_private
*dev_priv
,
1848 struct intel_digital_port
*dport
)
1853 switch (dport
->port
) {
1855 port_mask
= DPLL_PORTB_READY_MASK
;
1859 port_mask
= DPLL_PORTC_READY_MASK
;
1863 port_mask
= DPLL_PORTD_READY_MASK
;
1864 dpll_reg
= DPIO_PHY_STATUS
;
1870 if (wait_for((I915_READ(dpll_reg
) & port_mask
) == 0, 1000))
1871 WARN(1, "timed out waiting for port %c ready: 0x%08x\n",
1872 port_name(dport
->port
), I915_READ(dpll_reg
));
1875 static void intel_prepare_shared_dpll(struct intel_crtc
*crtc
)
1877 struct drm_device
*dev
= crtc
->base
.dev
;
1878 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1879 struct intel_shared_dpll
*pll
= intel_crtc_to_shared_dpll(crtc
);
1881 if (WARN_ON(pll
== NULL
))
1884 WARN_ON(!pll
->config
.crtc_mask
);
1885 if (pll
->active
== 0) {
1886 DRM_DEBUG_DRIVER("setting up %s\n", pll
->name
);
1888 assert_shared_dpll_disabled(dev_priv
, pll
);
1890 pll
->mode_set(dev_priv
, pll
);
1895 * intel_enable_shared_dpll - enable PCH PLL
1896 * @dev_priv: i915 private structure
1897 * @pipe: pipe PLL to enable
1899 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1900 * drives the transcoder clock.
1902 static void intel_enable_shared_dpll(struct intel_crtc
*crtc
)
1904 struct drm_device
*dev
= crtc
->base
.dev
;
1905 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1906 struct intel_shared_dpll
*pll
= intel_crtc_to_shared_dpll(crtc
);
1908 if (WARN_ON(pll
== NULL
))
1911 if (WARN_ON(pll
->config
.crtc_mask
== 0))
1914 DRM_DEBUG_KMS("enable %s (active %d, on? %d) for crtc %d\n",
1915 pll
->name
, pll
->active
, pll
->on
,
1916 crtc
->base
.base
.id
);
1918 if (pll
->active
++) {
1920 assert_shared_dpll_enabled(dev_priv
, pll
);
1925 intel_display_power_get(dev_priv
, POWER_DOMAIN_PLLS
);
1927 DRM_DEBUG_KMS("enabling %s\n", pll
->name
);
1928 pll
->enable(dev_priv
, pll
);
1932 static void intel_disable_shared_dpll(struct intel_crtc
*crtc
)
1934 struct drm_device
*dev
= crtc
->base
.dev
;
1935 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1936 struct intel_shared_dpll
*pll
= intel_crtc_to_shared_dpll(crtc
);
1938 /* PCH only available on ILK+ */
1939 BUG_ON(INTEL_INFO(dev
)->gen
< 5);
1940 if (WARN_ON(pll
== NULL
))
1943 if (WARN_ON(pll
->config
.crtc_mask
== 0))
1946 DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n",
1947 pll
->name
, pll
->active
, pll
->on
,
1948 crtc
->base
.base
.id
);
1950 if (WARN_ON(pll
->active
== 0)) {
1951 assert_shared_dpll_disabled(dev_priv
, pll
);
1955 assert_shared_dpll_enabled(dev_priv
, pll
);
1960 DRM_DEBUG_KMS("disabling %s\n", pll
->name
);
1961 pll
->disable(dev_priv
, pll
);
1964 intel_display_power_put(dev_priv
, POWER_DOMAIN_PLLS
);
1967 static void ironlake_enable_pch_transcoder(struct drm_i915_private
*dev_priv
,
1970 struct drm_device
*dev
= dev_priv
->dev
;
1971 struct drm_crtc
*crtc
= dev_priv
->pipe_to_crtc_mapping
[pipe
];
1972 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
1973 uint32_t reg
, val
, pipeconf_val
;
1975 /* PCH only available on ILK+ */
1976 BUG_ON(!HAS_PCH_SPLIT(dev
));
1978 /* Make sure PCH DPLL is enabled */
1979 assert_shared_dpll_enabled(dev_priv
,
1980 intel_crtc_to_shared_dpll(intel_crtc
));
1982 /* FDI must be feeding us bits for PCH ports */
1983 assert_fdi_tx_enabled(dev_priv
, pipe
);
1984 assert_fdi_rx_enabled(dev_priv
, pipe
);
1986 if (HAS_PCH_CPT(dev
)) {
1987 /* Workaround: Set the timing override bit before enabling the
1988 * pch transcoder. */
1989 reg
= TRANS_CHICKEN2(pipe
);
1990 val
= I915_READ(reg
);
1991 val
|= TRANS_CHICKEN2_TIMING_OVERRIDE
;
1992 I915_WRITE(reg
, val
);
1995 reg
= PCH_TRANSCONF(pipe
);
1996 val
= I915_READ(reg
);
1997 pipeconf_val
= I915_READ(PIPECONF(pipe
));
1999 if (HAS_PCH_IBX(dev_priv
->dev
)) {
2001 * make the BPC in transcoder be consistent with
2002 * that in pipeconf reg.
2004 val
&= ~PIPECONF_BPC_MASK
;
2005 val
|= pipeconf_val
& PIPECONF_BPC_MASK
;
2008 val
&= ~TRANS_INTERLACE_MASK
;
2009 if ((pipeconf_val
& PIPECONF_INTERLACE_MASK
) == PIPECONF_INTERLACED_ILK
)
2010 if (HAS_PCH_IBX(dev_priv
->dev
) &&
2011 intel_pipe_has_type(intel_crtc
, INTEL_OUTPUT_SDVO
))
2012 val
|= TRANS_LEGACY_INTERLACED_ILK
;
2014 val
|= TRANS_INTERLACED
;
2016 val
|= TRANS_PROGRESSIVE
;
2018 I915_WRITE(reg
, val
| TRANS_ENABLE
);
2019 if (wait_for(I915_READ(reg
) & TRANS_STATE_ENABLE
, 100))
2020 DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe
));
2023 static void lpt_enable_pch_transcoder(struct drm_i915_private
*dev_priv
,
2024 enum transcoder cpu_transcoder
)
2026 u32 val
, pipeconf_val
;
2028 /* PCH only available on ILK+ */
2029 BUG_ON(!HAS_PCH_SPLIT(dev_priv
->dev
));
2031 /* FDI must be feeding us bits for PCH ports */
2032 assert_fdi_tx_enabled(dev_priv
, (enum pipe
) cpu_transcoder
);
2033 assert_fdi_rx_enabled(dev_priv
, TRANSCODER_A
);
2035 /* Workaround: set timing override bit. */
2036 val
= I915_READ(_TRANSA_CHICKEN2
);
2037 val
|= TRANS_CHICKEN2_TIMING_OVERRIDE
;
2038 I915_WRITE(_TRANSA_CHICKEN2
, val
);
2041 pipeconf_val
= I915_READ(PIPECONF(cpu_transcoder
));
2043 if ((pipeconf_val
& PIPECONF_INTERLACE_MASK_HSW
) ==
2044 PIPECONF_INTERLACED_ILK
)
2045 val
|= TRANS_INTERLACED
;
2047 val
|= TRANS_PROGRESSIVE
;
2049 I915_WRITE(LPT_TRANSCONF
, val
);
2050 if (wait_for(I915_READ(LPT_TRANSCONF
) & TRANS_STATE_ENABLE
, 100))
2051 DRM_ERROR("Failed to enable PCH transcoder\n");
2054 static void ironlake_disable_pch_transcoder(struct drm_i915_private
*dev_priv
,
2057 struct drm_device
*dev
= dev_priv
->dev
;
2060 /* FDI relies on the transcoder */
2061 assert_fdi_tx_disabled(dev_priv
, pipe
);
2062 assert_fdi_rx_disabled(dev_priv
, pipe
);
2064 /* Ports must be off as well */
2065 assert_pch_ports_disabled(dev_priv
, pipe
);
2067 reg
= PCH_TRANSCONF(pipe
);
2068 val
= I915_READ(reg
);
2069 val
&= ~TRANS_ENABLE
;
2070 I915_WRITE(reg
, val
);
2071 /* wait for PCH transcoder off, transcoder state */
2072 if (wait_for((I915_READ(reg
) & TRANS_STATE_ENABLE
) == 0, 50))
2073 DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe
));
2075 if (!HAS_PCH_IBX(dev
)) {
2076 /* Workaround: Clear the timing override chicken bit again. */
2077 reg
= TRANS_CHICKEN2(pipe
);
2078 val
= I915_READ(reg
);
2079 val
&= ~TRANS_CHICKEN2_TIMING_OVERRIDE
;
2080 I915_WRITE(reg
, val
);
2084 static void lpt_disable_pch_transcoder(struct drm_i915_private
*dev_priv
)
2088 val
= I915_READ(LPT_TRANSCONF
);
2089 val
&= ~TRANS_ENABLE
;
2090 I915_WRITE(LPT_TRANSCONF
, val
);
2091 /* wait for PCH transcoder off, transcoder state */
2092 if (wait_for((I915_READ(LPT_TRANSCONF
) & TRANS_STATE_ENABLE
) == 0, 50))
2093 DRM_ERROR("Failed to disable PCH transcoder\n");
2095 /* Workaround: clear timing override bit. */
2096 val
= I915_READ(_TRANSA_CHICKEN2
);
2097 val
&= ~TRANS_CHICKEN2_TIMING_OVERRIDE
;
2098 I915_WRITE(_TRANSA_CHICKEN2
, val
);
2102 * intel_enable_pipe - enable a pipe, asserting requirements
2103 * @crtc: crtc responsible for the pipe
2105 * Enable @crtc's pipe, making sure that various hardware specific requirements
2106 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
2108 static void intel_enable_pipe(struct intel_crtc
*crtc
)
2110 struct drm_device
*dev
= crtc
->base
.dev
;
2111 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2112 enum pipe pipe
= crtc
->pipe
;
2113 enum transcoder cpu_transcoder
= intel_pipe_to_cpu_transcoder(dev_priv
,
2115 enum pipe pch_transcoder
;
2119 assert_planes_disabled(dev_priv
, pipe
);
2120 assert_cursor_disabled(dev_priv
, pipe
);
2121 assert_sprites_disabled(dev_priv
, pipe
);
2123 if (HAS_PCH_LPT(dev_priv
->dev
))
2124 pch_transcoder
= TRANSCODER_A
;
2126 pch_transcoder
= pipe
;
2129 * A pipe without a PLL won't actually be able to drive bits from
2130 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
2133 if (HAS_GMCH_DISPLAY(dev_priv
->dev
))
2134 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DSI
))
2135 assert_dsi_pll_enabled(dev_priv
);
2137 assert_pll_enabled(dev_priv
, pipe
);
2139 if (crtc
->config
->has_pch_encoder
) {
2140 /* if driving the PCH, we need FDI enabled */
2141 assert_fdi_rx_pll_enabled(dev_priv
, pch_transcoder
);
2142 assert_fdi_tx_pll_enabled(dev_priv
,
2143 (enum pipe
) cpu_transcoder
);
2145 /* FIXME: assert CPU port conditions for SNB+ */
2148 reg
= PIPECONF(cpu_transcoder
);
2149 val
= I915_READ(reg
);
2150 if (val
& PIPECONF_ENABLE
) {
2151 WARN_ON(!((pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
2152 (pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
)));
2156 I915_WRITE(reg
, val
| PIPECONF_ENABLE
);
2161 * intel_disable_pipe - disable a pipe, asserting requirements
2162 * @crtc: crtc whose pipes is to be disabled
2164 * Disable the pipe of @crtc, making sure that various hardware
2165 * specific requirements are met, if applicable, e.g. plane
2166 * disabled, panel fitter off, etc.
2168 * Will wait until the pipe has shut down before returning.
2170 static void intel_disable_pipe(struct intel_crtc
*crtc
)
2172 struct drm_i915_private
*dev_priv
= crtc
->base
.dev
->dev_private
;
2173 enum transcoder cpu_transcoder
= crtc
->config
->cpu_transcoder
;
2174 enum pipe pipe
= crtc
->pipe
;
2179 * Make sure planes won't keep trying to pump pixels to us,
2180 * or we might hang the display.
2182 assert_planes_disabled(dev_priv
, pipe
);
2183 assert_cursor_disabled(dev_priv
, pipe
);
2184 assert_sprites_disabled(dev_priv
, pipe
);
2186 reg
= PIPECONF(cpu_transcoder
);
2187 val
= I915_READ(reg
);
2188 if ((val
& PIPECONF_ENABLE
) == 0)
2192 * Double wide has implications for planes
2193 * so best keep it disabled when not needed.
2195 if (crtc
->config
->double_wide
)
2196 val
&= ~PIPECONF_DOUBLE_WIDE
;
2198 /* Don't disable pipe or pipe PLLs if needed */
2199 if (!(pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) &&
2200 !(pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
2201 val
&= ~PIPECONF_ENABLE
;
2203 I915_WRITE(reg
, val
);
2204 if ((val
& PIPECONF_ENABLE
) == 0)
2205 intel_wait_for_pipe_off(crtc
);
2209 * Plane regs are double buffered, going from enabled->disabled needs a
2210 * trigger in order to latch. The display address reg provides this.
2212 void intel_flush_primary_plane(struct drm_i915_private
*dev_priv
,
2215 struct drm_device
*dev
= dev_priv
->dev
;
2216 u32 reg
= INTEL_INFO(dev
)->gen
>= 4 ? DSPSURF(plane
) : DSPADDR(plane
);
2218 I915_WRITE(reg
, I915_READ(reg
));
2223 * intel_enable_primary_hw_plane - enable the primary plane on a given pipe
2224 * @plane: plane to be enabled
2225 * @crtc: crtc for the plane
2227 * Enable @plane on @crtc, making sure that the pipe is running first.
2229 static void intel_enable_primary_hw_plane(struct drm_plane
*plane
,
2230 struct drm_crtc
*crtc
)
2232 struct drm_device
*dev
= plane
->dev
;
2233 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2234 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2236 /* If the pipe isn't enabled, we can't pump pixels and may hang */
2237 assert_pipe_enabled(dev_priv
, intel_crtc
->pipe
);
2238 to_intel_plane_state(plane
->state
)->visible
= true;
2240 dev_priv
->display
.update_primary_plane(crtc
, plane
->fb
,
2244 static bool need_vtd_wa(struct drm_device
*dev
)
2246 #ifdef CONFIG_INTEL_IOMMU
2247 if (INTEL_INFO(dev
)->gen
>= 6 && intel_iommu_gfx_mapped
)
2254 intel_tile_height(struct drm_device
*dev
, uint32_t pixel_format
,
2255 uint64_t fb_format_modifier
)
2257 unsigned int tile_height
;
2258 uint32_t pixel_bytes
;
2260 switch (fb_format_modifier
) {
2261 case DRM_FORMAT_MOD_NONE
:
2264 case I915_FORMAT_MOD_X_TILED
:
2265 tile_height
= IS_GEN2(dev
) ? 16 : 8;
2267 case I915_FORMAT_MOD_Y_TILED
:
2270 case I915_FORMAT_MOD_Yf_TILED
:
2271 pixel_bytes
= drm_format_plane_cpp(pixel_format
, 0);
2272 switch (pixel_bytes
) {
2286 "128-bit pixels are not supported for display!");
2292 MISSING_CASE(fb_format_modifier
);
2301 intel_fb_align_height(struct drm_device
*dev
, unsigned int height
,
2302 uint32_t pixel_format
, uint64_t fb_format_modifier
)
2304 return ALIGN(height
, intel_tile_height(dev
, pixel_format
,
2305 fb_format_modifier
));
2309 intel_fill_fb_ggtt_view(struct i915_ggtt_view
*view
, struct drm_framebuffer
*fb
,
2310 const struct drm_plane_state
*plane_state
)
2312 struct intel_rotation_info
*info
= &view
->rotation_info
;
2314 *view
= i915_ggtt_view_normal
;
2319 if (!intel_rotation_90_or_270(plane_state
->rotation
))
2322 *view
= i915_ggtt_view_rotated
;
2324 info
->height
= fb
->height
;
2325 info
->pixel_format
= fb
->pixel_format
;
2326 info
->pitch
= fb
->pitches
[0];
2327 info
->fb_modifier
= fb
->modifier
[0];
2333 intel_pin_and_fence_fb_obj(struct drm_plane
*plane
,
2334 struct drm_framebuffer
*fb
,
2335 const struct drm_plane_state
*plane_state
,
2336 struct intel_engine_cs
*pipelined
)
2338 struct drm_device
*dev
= fb
->dev
;
2339 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2340 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
2341 struct i915_ggtt_view view
;
2345 WARN_ON(!mutex_is_locked(&dev
->struct_mutex
));
2347 switch (fb
->modifier
[0]) {
2348 case DRM_FORMAT_MOD_NONE
:
2349 if (INTEL_INFO(dev
)->gen
>= 9)
2350 alignment
= 256 * 1024;
2351 else if (IS_BROADWATER(dev
) || IS_CRESTLINE(dev
))
2352 alignment
= 128 * 1024;
2353 else if (INTEL_INFO(dev
)->gen
>= 4)
2354 alignment
= 4 * 1024;
2356 alignment
= 64 * 1024;
2358 case I915_FORMAT_MOD_X_TILED
:
2359 if (INTEL_INFO(dev
)->gen
>= 9)
2360 alignment
= 256 * 1024;
2362 /* pin() will align the object as required by fence */
2366 case I915_FORMAT_MOD_Y_TILED
:
2367 case I915_FORMAT_MOD_Yf_TILED
:
2368 if (WARN_ONCE(INTEL_INFO(dev
)->gen
< 9,
2369 "Y tiling bo slipped through, driver bug!\n"))
2371 alignment
= 1 * 1024 * 1024;
2374 MISSING_CASE(fb
->modifier
[0]);
2378 ret
= intel_fill_fb_ggtt_view(&view
, fb
, plane_state
);
2382 /* Note that the w/a also requires 64 PTE of padding following the
2383 * bo. We currently fill all unused PTE with the shadow page and so
2384 * we should always have valid PTE following the scanout preventing
2387 if (need_vtd_wa(dev
) && alignment
< 256 * 1024)
2388 alignment
= 256 * 1024;
2391 * Global gtt pte registers are special registers which actually forward
2392 * writes to a chunk of system memory. Which means that there is no risk
2393 * that the register values disappear as soon as we call
2394 * intel_runtime_pm_put(), so it is correct to wrap only the
2395 * pin/unpin/fence and not more.
2397 intel_runtime_pm_get(dev_priv
);
2399 dev_priv
->mm
.interruptible
= false;
2400 ret
= i915_gem_object_pin_to_display_plane(obj
, alignment
, pipelined
,
2403 goto err_interruptible
;
2405 /* Install a fence for tiled scan-out. Pre-i965 always needs a
2406 * fence, whereas 965+ only requires a fence if using
2407 * framebuffer compression. For simplicity, we always install
2408 * a fence as the cost is not that onerous.
2410 ret
= i915_gem_object_get_fence(obj
);
2414 i915_gem_object_pin_fence(obj
);
2416 dev_priv
->mm
.interruptible
= true;
2417 intel_runtime_pm_put(dev_priv
);
2421 i915_gem_object_unpin_from_display_plane(obj
, &view
);
2423 dev_priv
->mm
.interruptible
= true;
2424 intel_runtime_pm_put(dev_priv
);
2428 static void intel_unpin_fb_obj(struct drm_framebuffer
*fb
,
2429 const struct drm_plane_state
*plane_state
)
2431 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
2432 struct i915_ggtt_view view
;
2435 WARN_ON(!mutex_is_locked(&obj
->base
.dev
->struct_mutex
));
2437 ret
= intel_fill_fb_ggtt_view(&view
, fb
, plane_state
);
2438 WARN_ONCE(ret
, "Couldn't get view from plane state!");
2440 i915_gem_object_unpin_fence(obj
);
2441 i915_gem_object_unpin_from_display_plane(obj
, &view
);
2444 /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
2445 * is assumed to be a power-of-two. */
2446 unsigned long intel_gen4_compute_page_offset(int *x
, int *y
,
2447 unsigned int tiling_mode
,
2451 if (tiling_mode
!= I915_TILING_NONE
) {
2452 unsigned int tile_rows
, tiles
;
2457 tiles
= *x
/ (512/cpp
);
2460 return tile_rows
* pitch
* 8 + tiles
* 4096;
2462 unsigned int offset
;
2464 offset
= *y
* pitch
+ *x
* cpp
;
2466 *x
= (offset
& 4095) / cpp
;
2467 return offset
& -4096;
2471 static int i9xx_format_to_fourcc(int format
)
2474 case DISPPLANE_8BPP
:
2475 return DRM_FORMAT_C8
;
2476 case DISPPLANE_BGRX555
:
2477 return DRM_FORMAT_XRGB1555
;
2478 case DISPPLANE_BGRX565
:
2479 return DRM_FORMAT_RGB565
;
2481 case DISPPLANE_BGRX888
:
2482 return DRM_FORMAT_XRGB8888
;
2483 case DISPPLANE_RGBX888
:
2484 return DRM_FORMAT_XBGR8888
;
2485 case DISPPLANE_BGRX101010
:
2486 return DRM_FORMAT_XRGB2101010
;
2487 case DISPPLANE_RGBX101010
:
2488 return DRM_FORMAT_XBGR2101010
;
2492 static int skl_format_to_fourcc(int format
, bool rgb_order
, bool alpha
)
2495 case PLANE_CTL_FORMAT_RGB_565
:
2496 return DRM_FORMAT_RGB565
;
2498 case PLANE_CTL_FORMAT_XRGB_8888
:
2501 return DRM_FORMAT_ABGR8888
;
2503 return DRM_FORMAT_XBGR8888
;
2506 return DRM_FORMAT_ARGB8888
;
2508 return DRM_FORMAT_XRGB8888
;
2510 case PLANE_CTL_FORMAT_XRGB_2101010
:
2512 return DRM_FORMAT_XBGR2101010
;
2514 return DRM_FORMAT_XRGB2101010
;
2519 intel_alloc_initial_plane_obj(struct intel_crtc
*crtc
,
2520 struct intel_initial_plane_config
*plane_config
)
2522 struct drm_device
*dev
= crtc
->base
.dev
;
2523 struct drm_i915_gem_object
*obj
= NULL
;
2524 struct drm_mode_fb_cmd2 mode_cmd
= { 0 };
2525 struct drm_framebuffer
*fb
= &plane_config
->fb
->base
;
2526 u32 base_aligned
= round_down(plane_config
->base
, PAGE_SIZE
);
2527 u32 size_aligned
= round_up(plane_config
->base
+ plane_config
->size
,
2530 size_aligned
-= base_aligned
;
2532 if (plane_config
->size
== 0)
2535 obj
= i915_gem_object_create_stolen_for_preallocated(dev
,
2542 obj
->tiling_mode
= plane_config
->tiling
;
2543 if (obj
->tiling_mode
== I915_TILING_X
)
2544 obj
->stride
= fb
->pitches
[0];
2546 mode_cmd
.pixel_format
= fb
->pixel_format
;
2547 mode_cmd
.width
= fb
->width
;
2548 mode_cmd
.height
= fb
->height
;
2549 mode_cmd
.pitches
[0] = fb
->pitches
[0];
2550 mode_cmd
.modifier
[0] = fb
->modifier
[0];
2551 mode_cmd
.flags
= DRM_MODE_FB_MODIFIERS
;
2553 mutex_lock(&dev
->struct_mutex
);
2554 if (intel_framebuffer_init(dev
, to_intel_framebuffer(fb
),
2556 DRM_DEBUG_KMS("intel fb init failed\n");
2559 mutex_unlock(&dev
->struct_mutex
);
2561 DRM_DEBUG_KMS("initial plane fb obj %p\n", obj
);
2565 drm_gem_object_unreference(&obj
->base
);
2566 mutex_unlock(&dev
->struct_mutex
);
2570 /* Update plane->state->fb to match plane->fb after driver-internal updates */
2572 update_state_fb(struct drm_plane
*plane
)
2574 if (plane
->fb
== plane
->state
->fb
)
2577 if (plane
->state
->fb
)
2578 drm_framebuffer_unreference(plane
->state
->fb
);
2579 plane
->state
->fb
= plane
->fb
;
2580 if (plane
->state
->fb
)
2581 drm_framebuffer_reference(plane
->state
->fb
);
2585 intel_find_initial_plane_obj(struct intel_crtc
*intel_crtc
,
2586 struct intel_initial_plane_config
*plane_config
)
2588 struct drm_device
*dev
= intel_crtc
->base
.dev
;
2589 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2591 struct intel_crtc
*i
;
2592 struct drm_i915_gem_object
*obj
;
2593 struct drm_plane
*primary
= intel_crtc
->base
.primary
;
2594 struct drm_framebuffer
*fb
;
2596 if (!plane_config
->fb
)
2599 if (intel_alloc_initial_plane_obj(intel_crtc
, plane_config
)) {
2600 fb
= &plane_config
->fb
->base
;
2604 kfree(plane_config
->fb
);
2607 * Failed to alloc the obj, check to see if we should share
2608 * an fb with another CRTC instead
2610 for_each_crtc(dev
, c
) {
2611 i
= to_intel_crtc(c
);
2613 if (c
== &intel_crtc
->base
)
2619 fb
= c
->primary
->fb
;
2623 obj
= intel_fb_obj(fb
);
2624 if (i915_gem_obj_ggtt_offset(obj
) == plane_config
->base
) {
2625 drm_framebuffer_reference(fb
);
2633 obj
= intel_fb_obj(fb
);
2634 if (obj
->tiling_mode
!= I915_TILING_NONE
)
2635 dev_priv
->preserve_bios_swizzle
= true;
2638 primary
->state
->crtc
= &intel_crtc
->base
;
2639 primary
->crtc
= &intel_crtc
->base
;
2640 update_state_fb(primary
);
2641 obj
->frontbuffer_bits
|= INTEL_FRONTBUFFER_PRIMARY(intel_crtc
->pipe
);
2644 static void i9xx_update_primary_plane(struct drm_crtc
*crtc
,
2645 struct drm_framebuffer
*fb
,
2648 struct drm_device
*dev
= crtc
->dev
;
2649 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2650 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2651 struct drm_plane
*primary
= crtc
->primary
;
2652 bool visible
= to_intel_plane_state(primary
->state
)->visible
;
2653 struct drm_i915_gem_object
*obj
;
2654 int plane
= intel_crtc
->plane
;
2655 unsigned long linear_offset
;
2657 u32 reg
= DSPCNTR(plane
);
2660 if (!visible
|| !fb
) {
2662 if (INTEL_INFO(dev
)->gen
>= 4)
2663 I915_WRITE(DSPSURF(plane
), 0);
2665 I915_WRITE(DSPADDR(plane
), 0);
2670 obj
= intel_fb_obj(fb
);
2671 if (WARN_ON(obj
== NULL
))
2674 pixel_size
= drm_format_plane_cpp(fb
->pixel_format
, 0);
2676 dspcntr
= DISPPLANE_GAMMA_ENABLE
;
2678 dspcntr
|= DISPLAY_PLANE_ENABLE
;
2680 if (INTEL_INFO(dev
)->gen
< 4) {
2681 if (intel_crtc
->pipe
== PIPE_B
)
2682 dspcntr
|= DISPPLANE_SEL_PIPE_B
;
2684 /* pipesrc and dspsize control the size that is scaled from,
2685 * which should always be the user's requested size.
2687 I915_WRITE(DSPSIZE(plane
),
2688 ((intel_crtc
->config
->pipe_src_h
- 1) << 16) |
2689 (intel_crtc
->config
->pipe_src_w
- 1));
2690 I915_WRITE(DSPPOS(plane
), 0);
2691 } else if (IS_CHERRYVIEW(dev
) && plane
== PLANE_B
) {
2692 I915_WRITE(PRIMSIZE(plane
),
2693 ((intel_crtc
->config
->pipe_src_h
- 1) << 16) |
2694 (intel_crtc
->config
->pipe_src_w
- 1));
2695 I915_WRITE(PRIMPOS(plane
), 0);
2696 I915_WRITE(PRIMCNSTALPHA(plane
), 0);
2699 switch (fb
->pixel_format
) {
2701 dspcntr
|= DISPPLANE_8BPP
;
2703 case DRM_FORMAT_XRGB1555
:
2704 case DRM_FORMAT_ARGB1555
:
2705 dspcntr
|= DISPPLANE_BGRX555
;
2707 case DRM_FORMAT_RGB565
:
2708 dspcntr
|= DISPPLANE_BGRX565
;
2710 case DRM_FORMAT_XRGB8888
:
2711 case DRM_FORMAT_ARGB8888
:
2712 dspcntr
|= DISPPLANE_BGRX888
;
2714 case DRM_FORMAT_XBGR8888
:
2715 case DRM_FORMAT_ABGR8888
:
2716 dspcntr
|= DISPPLANE_RGBX888
;
2718 case DRM_FORMAT_XRGB2101010
:
2719 case DRM_FORMAT_ARGB2101010
:
2720 dspcntr
|= DISPPLANE_BGRX101010
;
2722 case DRM_FORMAT_XBGR2101010
:
2723 case DRM_FORMAT_ABGR2101010
:
2724 dspcntr
|= DISPPLANE_RGBX101010
;
2730 if (INTEL_INFO(dev
)->gen
>= 4 &&
2731 obj
->tiling_mode
!= I915_TILING_NONE
)
2732 dspcntr
|= DISPPLANE_TILED
;
2735 dspcntr
|= DISPPLANE_TRICKLE_FEED_DISABLE
;
2737 linear_offset
= y
* fb
->pitches
[0] + x
* pixel_size
;
2739 if (INTEL_INFO(dev
)->gen
>= 4) {
2740 intel_crtc
->dspaddr_offset
=
2741 intel_gen4_compute_page_offset(&x
, &y
, obj
->tiling_mode
,
2744 linear_offset
-= intel_crtc
->dspaddr_offset
;
2746 intel_crtc
->dspaddr_offset
= linear_offset
;
2749 if (crtc
->primary
->state
->rotation
== BIT(DRM_ROTATE_180
)) {
2750 dspcntr
|= DISPPLANE_ROTATE_180
;
2752 x
+= (intel_crtc
->config
->pipe_src_w
- 1);
2753 y
+= (intel_crtc
->config
->pipe_src_h
- 1);
2755 /* Finding the last pixel of the last line of the display
2756 data and adding to linear_offset*/
2758 (intel_crtc
->config
->pipe_src_h
- 1) * fb
->pitches
[0] +
2759 (intel_crtc
->config
->pipe_src_w
- 1) * pixel_size
;
2762 I915_WRITE(reg
, dspcntr
);
2764 I915_WRITE(DSPSTRIDE(plane
), fb
->pitches
[0]);
2765 if (INTEL_INFO(dev
)->gen
>= 4) {
2766 I915_WRITE(DSPSURF(plane
),
2767 i915_gem_obj_ggtt_offset(obj
) + intel_crtc
->dspaddr_offset
);
2768 I915_WRITE(DSPTILEOFF(plane
), (y
<< 16) | x
);
2769 I915_WRITE(DSPLINOFF(plane
), linear_offset
);
2771 I915_WRITE(DSPADDR(plane
), i915_gem_obj_ggtt_offset(obj
) + linear_offset
);
2775 static void ironlake_update_primary_plane(struct drm_crtc
*crtc
,
2776 struct drm_framebuffer
*fb
,
2779 struct drm_device
*dev
= crtc
->dev
;
2780 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2781 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2782 struct drm_plane
*primary
= crtc
->primary
;
2783 bool visible
= to_intel_plane_state(primary
->state
)->visible
;
2784 struct drm_i915_gem_object
*obj
;
2785 int plane
= intel_crtc
->plane
;
2786 unsigned long linear_offset
;
2788 u32 reg
= DSPCNTR(plane
);
2791 if (!visible
|| !fb
) {
2793 I915_WRITE(DSPSURF(plane
), 0);
2798 obj
= intel_fb_obj(fb
);
2799 if (WARN_ON(obj
== NULL
))
2802 pixel_size
= drm_format_plane_cpp(fb
->pixel_format
, 0);
2804 dspcntr
= DISPPLANE_GAMMA_ENABLE
;
2806 dspcntr
|= DISPLAY_PLANE_ENABLE
;
2808 if (IS_HASWELL(dev
) || IS_BROADWELL(dev
))
2809 dspcntr
|= DISPPLANE_PIPE_CSC_ENABLE
;
2811 switch (fb
->pixel_format
) {
2813 dspcntr
|= DISPPLANE_8BPP
;
2815 case DRM_FORMAT_RGB565
:
2816 dspcntr
|= DISPPLANE_BGRX565
;
2818 case DRM_FORMAT_XRGB8888
:
2819 case DRM_FORMAT_ARGB8888
:
2820 dspcntr
|= DISPPLANE_BGRX888
;
2822 case DRM_FORMAT_XBGR8888
:
2823 case DRM_FORMAT_ABGR8888
:
2824 dspcntr
|= DISPPLANE_RGBX888
;
2826 case DRM_FORMAT_XRGB2101010
:
2827 case DRM_FORMAT_ARGB2101010
:
2828 dspcntr
|= DISPPLANE_BGRX101010
;
2830 case DRM_FORMAT_XBGR2101010
:
2831 case DRM_FORMAT_ABGR2101010
:
2832 dspcntr
|= DISPPLANE_RGBX101010
;
2838 if (obj
->tiling_mode
!= I915_TILING_NONE
)
2839 dspcntr
|= DISPPLANE_TILED
;
2841 if (!IS_HASWELL(dev
) && !IS_BROADWELL(dev
))
2842 dspcntr
|= DISPPLANE_TRICKLE_FEED_DISABLE
;
2844 linear_offset
= y
* fb
->pitches
[0] + x
* pixel_size
;
2845 intel_crtc
->dspaddr_offset
=
2846 intel_gen4_compute_page_offset(&x
, &y
, obj
->tiling_mode
,
2849 linear_offset
-= intel_crtc
->dspaddr_offset
;
2850 if (crtc
->primary
->state
->rotation
== BIT(DRM_ROTATE_180
)) {
2851 dspcntr
|= DISPPLANE_ROTATE_180
;
2853 if (!IS_HASWELL(dev
) && !IS_BROADWELL(dev
)) {
2854 x
+= (intel_crtc
->config
->pipe_src_w
- 1);
2855 y
+= (intel_crtc
->config
->pipe_src_h
- 1);
2857 /* Finding the last pixel of the last line of the display
2858 data and adding to linear_offset*/
2860 (intel_crtc
->config
->pipe_src_h
- 1) * fb
->pitches
[0] +
2861 (intel_crtc
->config
->pipe_src_w
- 1) * pixel_size
;
2865 I915_WRITE(reg
, dspcntr
);
2867 I915_WRITE(DSPSTRIDE(plane
), fb
->pitches
[0]);
2868 I915_WRITE(DSPSURF(plane
),
2869 i915_gem_obj_ggtt_offset(obj
) + intel_crtc
->dspaddr_offset
);
2870 if (IS_HASWELL(dev
) || IS_BROADWELL(dev
)) {
2871 I915_WRITE(DSPOFFSET(plane
), (y
<< 16) | x
);
2873 I915_WRITE(DSPTILEOFF(plane
), (y
<< 16) | x
);
2874 I915_WRITE(DSPLINOFF(plane
), linear_offset
);
2879 u32
intel_fb_stride_alignment(struct drm_device
*dev
, uint64_t fb_modifier
,
2880 uint32_t pixel_format
)
2882 u32 bits_per_pixel
= drm_format_plane_cpp(pixel_format
, 0) * 8;
2885 * The stride is either expressed as a multiple of 64 bytes
2886 * chunks for linear buffers or in number of tiles for tiled
2889 switch (fb_modifier
) {
2890 case DRM_FORMAT_MOD_NONE
:
2892 case I915_FORMAT_MOD_X_TILED
:
2893 if (INTEL_INFO(dev
)->gen
== 2)
2896 case I915_FORMAT_MOD_Y_TILED
:
2897 /* No need to check for old gens and Y tiling since this is
2898 * about the display engine and those will be blocked before
2902 case I915_FORMAT_MOD_Yf_TILED
:
2903 if (bits_per_pixel
== 8)
2908 MISSING_CASE(fb_modifier
);
2913 unsigned long intel_plane_obj_offset(struct intel_plane
*intel_plane
,
2914 struct drm_i915_gem_object
*obj
)
2916 const struct i915_ggtt_view
*view
= &i915_ggtt_view_normal
;
2918 if (intel_rotation_90_or_270(intel_plane
->base
.state
->rotation
))
2919 view
= &i915_ggtt_view_rotated
;
2921 return i915_gem_obj_ggtt_offset_view(obj
, view
);
2925 * This function detaches (aka. unbinds) unused scalers in hardware
2927 void skl_detach_scalers(struct intel_crtc
*intel_crtc
)
2929 struct drm_device
*dev
;
2930 struct drm_i915_private
*dev_priv
;
2931 struct intel_crtc_scaler_state
*scaler_state
;
2934 if (!intel_crtc
|| !intel_crtc
->config
)
2937 dev
= intel_crtc
->base
.dev
;
2938 dev_priv
= dev
->dev_private
;
2939 scaler_state
= &intel_crtc
->config
->scaler_state
;
2941 /* loop through and disable scalers that aren't in use */
2942 for (i
= 0; i
< intel_crtc
->num_scalers
; i
++) {
2943 if (!scaler_state
->scalers
[i
].in_use
) {
2944 I915_WRITE(SKL_PS_CTRL(intel_crtc
->pipe
, i
), 0);
2945 I915_WRITE(SKL_PS_WIN_POS(intel_crtc
->pipe
, i
), 0);
2946 I915_WRITE(SKL_PS_WIN_SZ(intel_crtc
->pipe
, i
), 0);
2947 DRM_DEBUG_KMS("CRTC:%d Disabled scaler id %u.%u\n",
2948 intel_crtc
->base
.base
.id
, intel_crtc
->pipe
, i
);
2953 u32
skl_plane_ctl_format(uint32_t pixel_format
)
2955 u32 plane_ctl_format
= 0;
2956 switch (pixel_format
) {
2957 case DRM_FORMAT_RGB565
:
2958 plane_ctl_format
= PLANE_CTL_FORMAT_RGB_565
;
2960 case DRM_FORMAT_XBGR8888
:
2961 plane_ctl_format
= PLANE_CTL_FORMAT_XRGB_8888
| PLANE_CTL_ORDER_RGBX
;
2963 case DRM_FORMAT_XRGB8888
:
2964 plane_ctl_format
= PLANE_CTL_FORMAT_XRGB_8888
;
2967 * XXX: For ARBG/ABGR formats we default to expecting scanout buffers
2968 * to be already pre-multiplied. We need to add a knob (or a different
2969 * DRM_FORMAT) for user-space to configure that.
2971 case DRM_FORMAT_ABGR8888
:
2972 plane_ctl_format
= PLANE_CTL_FORMAT_XRGB_8888
| PLANE_CTL_ORDER_RGBX
|
2973 PLANE_CTL_ALPHA_SW_PREMULTIPLY
;
2975 case DRM_FORMAT_ARGB8888
:
2976 plane_ctl_format
= PLANE_CTL_FORMAT_XRGB_8888
|
2977 PLANE_CTL_ALPHA_SW_PREMULTIPLY
;
2979 case DRM_FORMAT_XRGB2101010
:
2980 plane_ctl_format
= PLANE_CTL_FORMAT_XRGB_2101010
;
2982 case DRM_FORMAT_XBGR2101010
:
2983 plane_ctl_format
= PLANE_CTL_ORDER_RGBX
| PLANE_CTL_FORMAT_XRGB_2101010
;
2985 case DRM_FORMAT_YUYV
:
2986 plane_ctl_format
= PLANE_CTL_FORMAT_YUV422
| PLANE_CTL_YUV422_YUYV
;
2988 case DRM_FORMAT_YVYU
:
2989 plane_ctl_format
= PLANE_CTL_FORMAT_YUV422
| PLANE_CTL_YUV422_YVYU
;
2991 case DRM_FORMAT_UYVY
:
2992 plane_ctl_format
= PLANE_CTL_FORMAT_YUV422
| PLANE_CTL_YUV422_UYVY
;
2994 case DRM_FORMAT_VYUY
:
2995 plane_ctl_format
= PLANE_CTL_FORMAT_YUV422
| PLANE_CTL_YUV422_VYUY
;
3000 return plane_ctl_format
;
3003 u32
skl_plane_ctl_tiling(uint64_t fb_modifier
)
3005 u32 plane_ctl_tiling
= 0;
3006 switch (fb_modifier
) {
3007 case DRM_FORMAT_MOD_NONE
:
3009 case I915_FORMAT_MOD_X_TILED
:
3010 plane_ctl_tiling
= PLANE_CTL_TILED_X
;
3012 case I915_FORMAT_MOD_Y_TILED
:
3013 plane_ctl_tiling
= PLANE_CTL_TILED_Y
;
3015 case I915_FORMAT_MOD_Yf_TILED
:
3016 plane_ctl_tiling
= PLANE_CTL_TILED_YF
;
3019 MISSING_CASE(fb_modifier
);
3021 return plane_ctl_tiling
;
3024 u32
skl_plane_ctl_rotation(unsigned int rotation
)
3026 u32 plane_ctl_rotation
= 0;
3028 case BIT(DRM_ROTATE_0
):
3030 case BIT(DRM_ROTATE_90
):
3031 plane_ctl_rotation
= PLANE_CTL_ROTATE_90
;
3033 case BIT(DRM_ROTATE_180
):
3034 plane_ctl_rotation
= PLANE_CTL_ROTATE_180
;
3036 case BIT(DRM_ROTATE_270
):
3037 plane_ctl_rotation
= PLANE_CTL_ROTATE_270
;
3040 MISSING_CASE(rotation
);
3043 return plane_ctl_rotation
;
3046 static void skylake_update_primary_plane(struct drm_crtc
*crtc
,
3047 struct drm_framebuffer
*fb
,
3050 struct drm_device
*dev
= crtc
->dev
;
3051 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3052 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3053 struct drm_plane
*plane
= crtc
->primary
;
3054 bool visible
= to_intel_plane_state(plane
->state
)->visible
;
3055 struct drm_i915_gem_object
*obj
;
3056 int pipe
= intel_crtc
->pipe
;
3057 u32 plane_ctl
, stride_div
, stride
;
3058 u32 tile_height
, plane_offset
, plane_size
;
3059 unsigned int rotation
;
3060 int x_offset
, y_offset
;
3061 unsigned long surf_addr
;
3062 struct intel_crtc_state
*crtc_state
= intel_crtc
->config
;
3063 struct intel_plane_state
*plane_state
;
3064 int src_x
= 0, src_y
= 0, src_w
= 0, src_h
= 0;
3065 int dst_x
= 0, dst_y
= 0, dst_w
= 0, dst_h
= 0;
3068 plane_state
= to_intel_plane_state(plane
->state
);
3070 if (!visible
|| !fb
) {
3071 I915_WRITE(PLANE_CTL(pipe
, 0), 0);
3072 I915_WRITE(PLANE_SURF(pipe
, 0), 0);
3073 POSTING_READ(PLANE_CTL(pipe
, 0));
3077 plane_ctl
= PLANE_CTL_ENABLE
|
3078 PLANE_CTL_PIPE_GAMMA_ENABLE
|
3079 PLANE_CTL_PIPE_CSC_ENABLE
;
3081 plane_ctl
|= skl_plane_ctl_format(fb
->pixel_format
);
3082 plane_ctl
|= skl_plane_ctl_tiling(fb
->modifier
[0]);
3083 plane_ctl
|= PLANE_CTL_PLANE_GAMMA_DISABLE
;
3085 rotation
= plane
->state
->rotation
;
3086 plane_ctl
|= skl_plane_ctl_rotation(rotation
);
3088 obj
= intel_fb_obj(fb
);
3089 stride_div
= intel_fb_stride_alignment(dev
, fb
->modifier
[0],
3091 surf_addr
= intel_plane_obj_offset(to_intel_plane(plane
), obj
);
3094 * FIXME: intel_plane_state->src, dst aren't set when transitional
3095 * update_plane helpers are called from legacy paths.
3096 * Once full atomic crtc is available, below check can be avoided.
3098 if (drm_rect_width(&plane_state
->src
)) {
3099 scaler_id
= plane_state
->scaler_id
;
3100 src_x
= plane_state
->src
.x1
>> 16;
3101 src_y
= plane_state
->src
.y1
>> 16;
3102 src_w
= drm_rect_width(&plane_state
->src
) >> 16;
3103 src_h
= drm_rect_height(&plane_state
->src
) >> 16;
3104 dst_x
= plane_state
->dst
.x1
;
3105 dst_y
= plane_state
->dst
.y1
;
3106 dst_w
= drm_rect_width(&plane_state
->dst
);
3107 dst_h
= drm_rect_height(&plane_state
->dst
);
3109 WARN_ON(x
!= src_x
|| y
!= src_y
);
3111 src_w
= intel_crtc
->config
->pipe_src_w
;
3112 src_h
= intel_crtc
->config
->pipe_src_h
;
3115 if (intel_rotation_90_or_270(rotation
)) {
3116 /* stride = Surface height in tiles */
3117 tile_height
= intel_tile_height(dev
, fb
->bits_per_pixel
,
3119 stride
= DIV_ROUND_UP(fb
->height
, tile_height
);
3120 x_offset
= stride
* tile_height
- y
- src_h
;
3122 plane_size
= (src_w
- 1) << 16 | (src_h
- 1);
3124 stride
= fb
->pitches
[0] / stride_div
;
3127 plane_size
= (src_h
- 1) << 16 | (src_w
- 1);
3129 plane_offset
= y_offset
<< 16 | x_offset
;
3131 I915_WRITE(PLANE_CTL(pipe
, 0), plane_ctl
);
3132 I915_WRITE(PLANE_OFFSET(pipe
, 0), plane_offset
);
3133 I915_WRITE(PLANE_SIZE(pipe
, 0), plane_size
);
3134 I915_WRITE(PLANE_STRIDE(pipe
, 0), stride
);
3136 if (scaler_id
>= 0) {
3137 uint32_t ps_ctrl
= 0;
3139 WARN_ON(!dst_w
|| !dst_h
);
3140 ps_ctrl
= PS_SCALER_EN
| PS_PLANE_SEL(0) |
3141 crtc_state
->scaler_state
.scalers
[scaler_id
].mode
;
3142 I915_WRITE(SKL_PS_CTRL(pipe
, scaler_id
), ps_ctrl
);
3143 I915_WRITE(SKL_PS_PWR_GATE(pipe
, scaler_id
), 0);
3144 I915_WRITE(SKL_PS_WIN_POS(pipe
, scaler_id
), (dst_x
<< 16) | dst_y
);
3145 I915_WRITE(SKL_PS_WIN_SZ(pipe
, scaler_id
), (dst_w
<< 16) | dst_h
);
3146 I915_WRITE(PLANE_POS(pipe
, 0), 0);
3148 I915_WRITE(PLANE_POS(pipe
, 0), (dst_y
<< 16) | dst_x
);
3151 I915_WRITE(PLANE_SURF(pipe
, 0), surf_addr
);
3153 POSTING_READ(PLANE_SURF(pipe
, 0));
3156 /* Assume fb object is pinned & idle & fenced and just update base pointers */
3158 intel_pipe_set_base_atomic(struct drm_crtc
*crtc
, struct drm_framebuffer
*fb
,
3159 int x
, int y
, enum mode_set_atomic state
)
3161 struct drm_device
*dev
= crtc
->dev
;
3162 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3164 if (dev_priv
->display
.disable_fbc
)
3165 dev_priv
->display
.disable_fbc(dev
);
3167 dev_priv
->display
.update_primary_plane(crtc
, fb
, x
, y
);
3172 static void intel_complete_page_flips(struct drm_device
*dev
)
3174 struct drm_crtc
*crtc
;
3176 for_each_crtc(dev
, crtc
) {
3177 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3178 enum plane plane
= intel_crtc
->plane
;
3180 intel_prepare_page_flip(dev
, plane
);
3181 intel_finish_page_flip_plane(dev
, plane
);
3185 static void intel_update_primary_planes(struct drm_device
*dev
)
3187 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3188 struct drm_crtc
*crtc
;
3190 for_each_crtc(dev
, crtc
) {
3191 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3193 drm_modeset_lock(&crtc
->mutex
, NULL
);
3195 * FIXME: Once we have proper support for primary planes (and
3196 * disabling them without disabling the entire crtc) allow again
3197 * a NULL crtc->primary->fb.
3199 if (intel_crtc
->active
&& crtc
->primary
->fb
)
3200 dev_priv
->display
.update_primary_plane(crtc
,
3204 drm_modeset_unlock(&crtc
->mutex
);
3208 void intel_crtc_reset(struct intel_crtc
*crtc
)
3210 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
3215 intel_crtc_disable_planes(&crtc
->base
);
3216 dev_priv
->display
.crtc_disable(&crtc
->base
);
3217 dev_priv
->display
.crtc_enable(&crtc
->base
);
3218 intel_crtc_enable_planes(&crtc
->base
);
3221 void intel_prepare_reset(struct drm_device
*dev
)
3223 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3224 struct intel_crtc
*crtc
;
3226 /* no reset support for gen2 */
3230 /* reset doesn't touch the display */
3231 if (INTEL_INFO(dev
)->gen
>= 5 || IS_G4X(dev
))
3234 drm_modeset_lock_all(dev
);
3237 * Disabling the crtcs gracefully seems nicer. Also the
3238 * g33 docs say we should at least disable all the planes.
3240 for_each_intel_crtc(dev
, crtc
) {
3244 intel_crtc_disable_planes(&crtc
->base
);
3245 dev_priv
->display
.crtc_disable(&crtc
->base
);
3249 void intel_finish_reset(struct drm_device
*dev
)
3251 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3254 * Flips in the rings will be nuked by the reset,
3255 * so complete all pending flips so that user space
3256 * will get its events and not get stuck.
3258 intel_complete_page_flips(dev
);
3260 /* no reset support for gen2 */
3264 /* reset doesn't touch the display */
3265 if (INTEL_INFO(dev
)->gen
>= 5 || IS_G4X(dev
)) {
3267 * Flips in the rings have been nuked by the reset,
3268 * so update the base address of all primary
3269 * planes to the the last fb to make sure we're
3270 * showing the correct fb after a reset.
3272 intel_update_primary_planes(dev
);
3277 * The display has been reset as well,
3278 * so need a full re-initialization.
3280 intel_runtime_pm_disable_interrupts(dev_priv
);
3281 intel_runtime_pm_enable_interrupts(dev_priv
);
3283 intel_modeset_init_hw(dev
);
3285 spin_lock_irq(&dev_priv
->irq_lock
);
3286 if (dev_priv
->display
.hpd_irq_setup
)
3287 dev_priv
->display
.hpd_irq_setup(dev
);
3288 spin_unlock_irq(&dev_priv
->irq_lock
);
3290 intel_modeset_setup_hw_state(dev
, true);
3292 intel_hpd_init(dev_priv
);
3294 drm_modeset_unlock_all(dev
);
3298 intel_finish_fb(struct drm_framebuffer
*old_fb
)
3300 struct drm_i915_gem_object
*obj
= intel_fb_obj(old_fb
);
3301 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
3302 bool was_interruptible
= dev_priv
->mm
.interruptible
;
3305 /* Big Hammer, we also need to ensure that any pending
3306 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
3307 * current scanout is retired before unpinning the old
3310 * This should only fail upon a hung GPU, in which case we
3311 * can safely continue.
3313 dev_priv
->mm
.interruptible
= false;
3314 ret
= i915_gem_object_finish_gpu(obj
);
3315 dev_priv
->mm
.interruptible
= was_interruptible
;
3320 static bool intel_crtc_has_pending_flip(struct drm_crtc
*crtc
)
3322 struct drm_device
*dev
= crtc
->dev
;
3323 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3324 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3327 if (i915_reset_in_progress(&dev_priv
->gpu_error
) ||
3328 intel_crtc
->reset_counter
!= atomic_read(&dev_priv
->gpu_error
.reset_counter
))
3331 spin_lock_irq(&dev
->event_lock
);
3332 pending
= to_intel_crtc(crtc
)->unpin_work
!= NULL
;
3333 spin_unlock_irq(&dev
->event_lock
);
3338 static void intel_update_pipe_size(struct intel_crtc
*crtc
)
3340 struct drm_device
*dev
= crtc
->base
.dev
;
3341 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3342 const struct drm_display_mode
*adjusted_mode
;
3348 * Update pipe size and adjust fitter if needed: the reason for this is
3349 * that in compute_mode_changes we check the native mode (not the pfit
3350 * mode) to see if we can flip rather than do a full mode set. In the
3351 * fastboot case, we'll flip, but if we don't update the pipesrc and
3352 * pfit state, we'll end up with a big fb scanned out into the wrong
3355 * To fix this properly, we need to hoist the checks up into
3356 * compute_mode_changes (or above), check the actual pfit state and
3357 * whether the platform allows pfit disable with pipe active, and only
3358 * then update the pipesrc and pfit state, even on the flip path.
3361 adjusted_mode
= &crtc
->config
->base
.adjusted_mode
;
3363 I915_WRITE(PIPESRC(crtc
->pipe
),
3364 ((adjusted_mode
->crtc_hdisplay
- 1) << 16) |
3365 (adjusted_mode
->crtc_vdisplay
- 1));
3366 if (!crtc
->config
->pch_pfit
.enabled
&&
3367 (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) ||
3368 intel_pipe_has_type(crtc
, INTEL_OUTPUT_EDP
))) {
3369 I915_WRITE(PF_CTL(crtc
->pipe
), 0);
3370 I915_WRITE(PF_WIN_POS(crtc
->pipe
), 0);
3371 I915_WRITE(PF_WIN_SZ(crtc
->pipe
), 0);
3373 crtc
->config
->pipe_src_w
= adjusted_mode
->crtc_hdisplay
;
3374 crtc
->config
->pipe_src_h
= adjusted_mode
->crtc_vdisplay
;
3377 static void intel_fdi_normal_train(struct drm_crtc
*crtc
)
3379 struct drm_device
*dev
= crtc
->dev
;
3380 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3381 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3382 int pipe
= intel_crtc
->pipe
;
3385 /* enable normal train */
3386 reg
= FDI_TX_CTL(pipe
);
3387 temp
= I915_READ(reg
);
3388 if (IS_IVYBRIDGE(dev
)) {
3389 temp
&= ~FDI_LINK_TRAIN_NONE_IVB
;
3390 temp
|= FDI_LINK_TRAIN_NONE_IVB
| FDI_TX_ENHANCE_FRAME_ENABLE
;
3392 temp
&= ~FDI_LINK_TRAIN_NONE
;
3393 temp
|= FDI_LINK_TRAIN_NONE
| FDI_TX_ENHANCE_FRAME_ENABLE
;
3395 I915_WRITE(reg
, temp
);
3397 reg
= FDI_RX_CTL(pipe
);
3398 temp
= I915_READ(reg
);
3399 if (HAS_PCH_CPT(dev
)) {
3400 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3401 temp
|= FDI_LINK_TRAIN_NORMAL_CPT
;
3403 temp
&= ~FDI_LINK_TRAIN_NONE
;
3404 temp
|= FDI_LINK_TRAIN_NONE
;
3406 I915_WRITE(reg
, temp
| FDI_RX_ENHANCE_FRAME_ENABLE
);
3408 /* wait one idle pattern time */
3412 /* IVB wants error correction enabled */
3413 if (IS_IVYBRIDGE(dev
))
3414 I915_WRITE(reg
, I915_READ(reg
) | FDI_FS_ERRC_ENABLE
|
3415 FDI_FE_ERRC_ENABLE
);
3418 /* The FDI link training functions for ILK/Ibexpeak. */
3419 static void ironlake_fdi_link_train(struct drm_crtc
*crtc
)
3421 struct drm_device
*dev
= crtc
->dev
;
3422 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3423 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3424 int pipe
= intel_crtc
->pipe
;
3425 u32 reg
, temp
, tries
;
3427 /* FDI needs bits from pipe first */
3428 assert_pipe_enabled(dev_priv
, pipe
);
3430 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3432 reg
= FDI_RX_IMR(pipe
);
3433 temp
= I915_READ(reg
);
3434 temp
&= ~FDI_RX_SYMBOL_LOCK
;
3435 temp
&= ~FDI_RX_BIT_LOCK
;
3436 I915_WRITE(reg
, temp
);
3440 /* enable CPU FDI TX and PCH FDI RX */
3441 reg
= FDI_TX_CTL(pipe
);
3442 temp
= I915_READ(reg
);
3443 temp
&= ~FDI_DP_PORT_WIDTH_MASK
;
3444 temp
|= FDI_DP_PORT_WIDTH(intel_crtc
->config
->fdi_lanes
);
3445 temp
&= ~FDI_LINK_TRAIN_NONE
;
3446 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3447 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
3449 reg
= FDI_RX_CTL(pipe
);
3450 temp
= I915_READ(reg
);
3451 temp
&= ~FDI_LINK_TRAIN_NONE
;
3452 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3453 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
3458 /* Ironlake workaround, enable clock pointer after FDI enable*/
3459 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
);
3460 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
|
3461 FDI_RX_PHASE_SYNC_POINTER_EN
);
3463 reg
= FDI_RX_IIR(pipe
);
3464 for (tries
= 0; tries
< 5; tries
++) {
3465 temp
= I915_READ(reg
);
3466 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3468 if ((temp
& FDI_RX_BIT_LOCK
)) {
3469 DRM_DEBUG_KMS("FDI train 1 done.\n");
3470 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
3475 DRM_ERROR("FDI train 1 fail!\n");
3478 reg
= FDI_TX_CTL(pipe
);
3479 temp
= I915_READ(reg
);
3480 temp
&= ~FDI_LINK_TRAIN_NONE
;
3481 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
3482 I915_WRITE(reg
, temp
);
3484 reg
= FDI_RX_CTL(pipe
);
3485 temp
= I915_READ(reg
);
3486 temp
&= ~FDI_LINK_TRAIN_NONE
;
3487 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
3488 I915_WRITE(reg
, temp
);
3493 reg
= FDI_RX_IIR(pipe
);
3494 for (tries
= 0; tries
< 5; tries
++) {
3495 temp
= I915_READ(reg
);
3496 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3498 if (temp
& FDI_RX_SYMBOL_LOCK
) {
3499 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
3500 DRM_DEBUG_KMS("FDI train 2 done.\n");
3505 DRM_ERROR("FDI train 2 fail!\n");
3507 DRM_DEBUG_KMS("FDI train done\n");
3511 static const int snb_b_fdi_train_param
[] = {
3512 FDI_LINK_TRAIN_400MV_0DB_SNB_B
,
3513 FDI_LINK_TRAIN_400MV_6DB_SNB_B
,
3514 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B
,
3515 FDI_LINK_TRAIN_800MV_0DB_SNB_B
,
3518 /* The FDI link training functions for SNB/Cougarpoint. */
3519 static void gen6_fdi_link_train(struct drm_crtc
*crtc
)
3521 struct drm_device
*dev
= crtc
->dev
;
3522 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3523 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3524 int pipe
= intel_crtc
->pipe
;
3525 u32 reg
, temp
, i
, retry
;
3527 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3529 reg
= FDI_RX_IMR(pipe
);
3530 temp
= I915_READ(reg
);
3531 temp
&= ~FDI_RX_SYMBOL_LOCK
;
3532 temp
&= ~FDI_RX_BIT_LOCK
;
3533 I915_WRITE(reg
, temp
);
3538 /* enable CPU FDI TX and PCH FDI RX */
3539 reg
= FDI_TX_CTL(pipe
);
3540 temp
= I915_READ(reg
);
3541 temp
&= ~FDI_DP_PORT_WIDTH_MASK
;
3542 temp
|= FDI_DP_PORT_WIDTH(intel_crtc
->config
->fdi_lanes
);
3543 temp
&= ~FDI_LINK_TRAIN_NONE
;
3544 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3545 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3547 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
3548 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
3550 I915_WRITE(FDI_RX_MISC(pipe
),
3551 FDI_RX_TP1_TO_TP2_48
| FDI_RX_FDI_DELAY_90
);
3553 reg
= FDI_RX_CTL(pipe
);
3554 temp
= I915_READ(reg
);
3555 if (HAS_PCH_CPT(dev
)) {
3556 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3557 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
3559 temp
&= ~FDI_LINK_TRAIN_NONE
;
3560 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3562 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
3567 for (i
= 0; i
< 4; i
++) {
3568 reg
= FDI_TX_CTL(pipe
);
3569 temp
= I915_READ(reg
);
3570 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3571 temp
|= snb_b_fdi_train_param
[i
];
3572 I915_WRITE(reg
, temp
);
3577 for (retry
= 0; retry
< 5; retry
++) {
3578 reg
= FDI_RX_IIR(pipe
);
3579 temp
= I915_READ(reg
);
3580 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3581 if (temp
& FDI_RX_BIT_LOCK
) {
3582 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
3583 DRM_DEBUG_KMS("FDI train 1 done.\n");
3592 DRM_ERROR("FDI train 1 fail!\n");
3595 reg
= FDI_TX_CTL(pipe
);
3596 temp
= I915_READ(reg
);
3597 temp
&= ~FDI_LINK_TRAIN_NONE
;
3598 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
3600 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3602 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
3604 I915_WRITE(reg
, temp
);
3606 reg
= FDI_RX_CTL(pipe
);
3607 temp
= I915_READ(reg
);
3608 if (HAS_PCH_CPT(dev
)) {
3609 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3610 temp
|= FDI_LINK_TRAIN_PATTERN_2_CPT
;
3612 temp
&= ~FDI_LINK_TRAIN_NONE
;
3613 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
3615 I915_WRITE(reg
, temp
);
3620 for (i
= 0; i
< 4; i
++) {
3621 reg
= FDI_TX_CTL(pipe
);
3622 temp
= I915_READ(reg
);
3623 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3624 temp
|= snb_b_fdi_train_param
[i
];
3625 I915_WRITE(reg
, temp
);
3630 for (retry
= 0; retry
< 5; retry
++) {
3631 reg
= FDI_RX_IIR(pipe
);
3632 temp
= I915_READ(reg
);
3633 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3634 if (temp
& FDI_RX_SYMBOL_LOCK
) {
3635 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
3636 DRM_DEBUG_KMS("FDI train 2 done.\n");
3645 DRM_ERROR("FDI train 2 fail!\n");
3647 DRM_DEBUG_KMS("FDI train done.\n");
3650 /* Manual link training for Ivy Bridge A0 parts */
3651 static void ivb_manual_fdi_link_train(struct drm_crtc
*crtc
)
3653 struct drm_device
*dev
= crtc
->dev
;
3654 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3655 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3656 int pipe
= intel_crtc
->pipe
;
3657 u32 reg
, temp
, i
, j
;
3659 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3661 reg
= FDI_RX_IMR(pipe
);
3662 temp
= I915_READ(reg
);
3663 temp
&= ~FDI_RX_SYMBOL_LOCK
;
3664 temp
&= ~FDI_RX_BIT_LOCK
;
3665 I915_WRITE(reg
, temp
);
3670 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
3671 I915_READ(FDI_RX_IIR(pipe
)));
3673 /* Try each vswing and preemphasis setting twice before moving on */
3674 for (j
= 0; j
< ARRAY_SIZE(snb_b_fdi_train_param
) * 2; j
++) {
3675 /* disable first in case we need to retry */
3676 reg
= FDI_TX_CTL(pipe
);
3677 temp
= I915_READ(reg
);
3678 temp
&= ~(FDI_LINK_TRAIN_AUTO
| FDI_LINK_TRAIN_NONE_IVB
);
3679 temp
&= ~FDI_TX_ENABLE
;
3680 I915_WRITE(reg
, temp
);
3682 reg
= FDI_RX_CTL(pipe
);
3683 temp
= I915_READ(reg
);
3684 temp
&= ~FDI_LINK_TRAIN_AUTO
;
3685 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3686 temp
&= ~FDI_RX_ENABLE
;
3687 I915_WRITE(reg
, temp
);
3689 /* enable CPU FDI TX and PCH FDI RX */
3690 reg
= FDI_TX_CTL(pipe
);
3691 temp
= I915_READ(reg
);
3692 temp
&= ~FDI_DP_PORT_WIDTH_MASK
;
3693 temp
|= FDI_DP_PORT_WIDTH(intel_crtc
->config
->fdi_lanes
);
3694 temp
|= FDI_LINK_TRAIN_PATTERN_1_IVB
;
3695 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3696 temp
|= snb_b_fdi_train_param
[j
/2];
3697 temp
|= FDI_COMPOSITE_SYNC
;
3698 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
3700 I915_WRITE(FDI_RX_MISC(pipe
),
3701 FDI_RX_TP1_TO_TP2_48
| FDI_RX_FDI_DELAY_90
);
3703 reg
= FDI_RX_CTL(pipe
);
3704 temp
= I915_READ(reg
);
3705 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
3706 temp
|= FDI_COMPOSITE_SYNC
;
3707 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
3710 udelay(1); /* should be 0.5us */
3712 for (i
= 0; i
< 4; i
++) {
3713 reg
= FDI_RX_IIR(pipe
);
3714 temp
= I915_READ(reg
);
3715 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3717 if (temp
& FDI_RX_BIT_LOCK
||
3718 (I915_READ(reg
) & FDI_RX_BIT_LOCK
)) {
3719 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
3720 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n",
3724 udelay(1); /* should be 0.5us */
3727 DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j
/ 2);
3732 reg
= FDI_TX_CTL(pipe
);
3733 temp
= I915_READ(reg
);
3734 temp
&= ~FDI_LINK_TRAIN_NONE_IVB
;
3735 temp
|= FDI_LINK_TRAIN_PATTERN_2_IVB
;
3736 I915_WRITE(reg
, temp
);
3738 reg
= FDI_RX_CTL(pipe
);
3739 temp
= I915_READ(reg
);
3740 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3741 temp
|= FDI_LINK_TRAIN_PATTERN_2_CPT
;
3742 I915_WRITE(reg
, temp
);
3745 udelay(2); /* should be 1.5us */
3747 for (i
= 0; i
< 4; i
++) {
3748 reg
= FDI_RX_IIR(pipe
);
3749 temp
= I915_READ(reg
);
3750 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3752 if (temp
& FDI_RX_SYMBOL_LOCK
||
3753 (I915_READ(reg
) & FDI_RX_SYMBOL_LOCK
)) {
3754 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
3755 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n",
3759 udelay(2); /* should be 1.5us */
3762 DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j
/ 2);
3766 DRM_DEBUG_KMS("FDI train done.\n");
3769 static void ironlake_fdi_pll_enable(struct intel_crtc
*intel_crtc
)
3771 struct drm_device
*dev
= intel_crtc
->base
.dev
;
3772 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3773 int pipe
= intel_crtc
->pipe
;
3777 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
3778 reg
= FDI_RX_CTL(pipe
);
3779 temp
= I915_READ(reg
);
3780 temp
&= ~(FDI_DP_PORT_WIDTH_MASK
| (0x7 << 16));
3781 temp
|= FDI_DP_PORT_WIDTH(intel_crtc
->config
->fdi_lanes
);
3782 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPECONF_BPC_MASK
) << 11;
3783 I915_WRITE(reg
, temp
| FDI_RX_PLL_ENABLE
);
3788 /* Switch from Rawclk to PCDclk */
3789 temp
= I915_READ(reg
);
3790 I915_WRITE(reg
, temp
| FDI_PCDCLK
);
3795 /* Enable CPU FDI TX PLL, always on for Ironlake */
3796 reg
= FDI_TX_CTL(pipe
);
3797 temp
= I915_READ(reg
);
3798 if ((temp
& FDI_TX_PLL_ENABLE
) == 0) {
3799 I915_WRITE(reg
, temp
| FDI_TX_PLL_ENABLE
);
3806 static void ironlake_fdi_pll_disable(struct intel_crtc
*intel_crtc
)
3808 struct drm_device
*dev
= intel_crtc
->base
.dev
;
3809 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3810 int pipe
= intel_crtc
->pipe
;
3813 /* Switch from PCDclk to Rawclk */
3814 reg
= FDI_RX_CTL(pipe
);
3815 temp
= I915_READ(reg
);
3816 I915_WRITE(reg
, temp
& ~FDI_PCDCLK
);
3818 /* Disable CPU FDI TX PLL */
3819 reg
= FDI_TX_CTL(pipe
);
3820 temp
= I915_READ(reg
);
3821 I915_WRITE(reg
, temp
& ~FDI_TX_PLL_ENABLE
);
3826 reg
= FDI_RX_CTL(pipe
);
3827 temp
= I915_READ(reg
);
3828 I915_WRITE(reg
, temp
& ~FDI_RX_PLL_ENABLE
);
3830 /* Wait for the clocks to turn off. */
3835 static void ironlake_fdi_disable(struct drm_crtc
*crtc
)
3837 struct drm_device
*dev
= crtc
->dev
;
3838 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3839 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3840 int pipe
= intel_crtc
->pipe
;
3843 /* disable CPU FDI tx and PCH FDI rx */
3844 reg
= FDI_TX_CTL(pipe
);
3845 temp
= I915_READ(reg
);
3846 I915_WRITE(reg
, temp
& ~FDI_TX_ENABLE
);
3849 reg
= FDI_RX_CTL(pipe
);
3850 temp
= I915_READ(reg
);
3851 temp
&= ~(0x7 << 16);
3852 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPECONF_BPC_MASK
) << 11;
3853 I915_WRITE(reg
, temp
& ~FDI_RX_ENABLE
);
3858 /* Ironlake workaround, disable clock pointer after downing FDI */
3859 if (HAS_PCH_IBX(dev
))
3860 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
);
3862 /* still set train pattern 1 */
3863 reg
= FDI_TX_CTL(pipe
);
3864 temp
= I915_READ(reg
);
3865 temp
&= ~FDI_LINK_TRAIN_NONE
;
3866 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3867 I915_WRITE(reg
, temp
);
3869 reg
= FDI_RX_CTL(pipe
);
3870 temp
= I915_READ(reg
);
3871 if (HAS_PCH_CPT(dev
)) {
3872 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3873 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
3875 temp
&= ~FDI_LINK_TRAIN_NONE
;
3876 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3878 /* BPC in FDI rx is consistent with that in PIPECONF */
3879 temp
&= ~(0x07 << 16);
3880 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPECONF_BPC_MASK
) << 11;
3881 I915_WRITE(reg
, temp
);
3887 bool intel_has_pending_fb_unpin(struct drm_device
*dev
)
3889 struct intel_crtc
*crtc
;
3891 /* Note that we don't need to be called with mode_config.lock here
3892 * as our list of CRTC objects is static for the lifetime of the
3893 * device and so cannot disappear as we iterate. Similarly, we can
3894 * happily treat the predicates as racy, atomic checks as userspace
3895 * cannot claim and pin a new fb without at least acquring the
3896 * struct_mutex and so serialising with us.
3898 for_each_intel_crtc(dev
, crtc
) {
3899 if (atomic_read(&crtc
->unpin_work_count
) == 0)
3902 if (crtc
->unpin_work
)
3903 intel_wait_for_vblank(dev
, crtc
->pipe
);
3911 static void page_flip_completed(struct intel_crtc
*intel_crtc
)
3913 struct drm_i915_private
*dev_priv
= to_i915(intel_crtc
->base
.dev
);
3914 struct intel_unpin_work
*work
= intel_crtc
->unpin_work
;
3916 /* ensure that the unpin work is consistent wrt ->pending. */
3918 intel_crtc
->unpin_work
= NULL
;
3921 drm_send_vblank_event(intel_crtc
->base
.dev
,
3925 drm_crtc_vblank_put(&intel_crtc
->base
);
3927 wake_up_all(&dev_priv
->pending_flip_queue
);
3928 queue_work(dev_priv
->wq
, &work
->work
);
3930 trace_i915_flip_complete(intel_crtc
->plane
,
3931 work
->pending_flip_obj
);
3934 void intel_crtc_wait_for_pending_flips(struct drm_crtc
*crtc
)
3936 struct drm_device
*dev
= crtc
->dev
;
3937 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3939 WARN_ON(waitqueue_active(&dev_priv
->pending_flip_queue
));
3940 if (WARN_ON(wait_event_timeout(dev_priv
->pending_flip_queue
,
3941 !intel_crtc_has_pending_flip(crtc
),
3943 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3945 spin_lock_irq(&dev
->event_lock
);
3946 if (intel_crtc
->unpin_work
) {
3947 WARN_ONCE(1, "Removing stuck page flip\n");
3948 page_flip_completed(intel_crtc
);
3950 spin_unlock_irq(&dev
->event_lock
);
3953 if (crtc
->primary
->fb
) {
3954 mutex_lock(&dev
->struct_mutex
);
3955 intel_finish_fb(crtc
->primary
->fb
);
3956 mutex_unlock(&dev
->struct_mutex
);
3960 /* Program iCLKIP clock to the desired frequency */
3961 static void lpt_program_iclkip(struct drm_crtc
*crtc
)
3963 struct drm_device
*dev
= crtc
->dev
;
3964 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3965 int clock
= to_intel_crtc(crtc
)->config
->base
.adjusted_mode
.crtc_clock
;
3966 u32 divsel
, phaseinc
, auxdiv
, phasedir
= 0;
3969 mutex_lock(&dev_priv
->dpio_lock
);
3971 /* It is necessary to ungate the pixclk gate prior to programming
3972 * the divisors, and gate it back when it is done.
3974 I915_WRITE(PIXCLK_GATE
, PIXCLK_GATE_GATE
);
3976 /* Disable SSCCTL */
3977 intel_sbi_write(dev_priv
, SBI_SSCCTL6
,
3978 intel_sbi_read(dev_priv
, SBI_SSCCTL6
, SBI_ICLK
) |
3982 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
3983 if (clock
== 20000) {
3988 /* The iCLK virtual clock root frequency is in MHz,
3989 * but the adjusted_mode->crtc_clock in in KHz. To get the
3990 * divisors, it is necessary to divide one by another, so we
3991 * convert the virtual clock precision to KHz here for higher
3994 u32 iclk_virtual_root_freq
= 172800 * 1000;
3995 u32 iclk_pi_range
= 64;
3996 u32 desired_divisor
, msb_divisor_value
, pi_value
;
3998 desired_divisor
= (iclk_virtual_root_freq
/ clock
);
3999 msb_divisor_value
= desired_divisor
/ iclk_pi_range
;
4000 pi_value
= desired_divisor
% iclk_pi_range
;
4003 divsel
= msb_divisor_value
- 2;
4004 phaseinc
= pi_value
;
4007 /* This should not happen with any sane values */
4008 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel
) &
4009 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK
);
4010 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir
) &
4011 ~SBI_SSCDIVINTPHASE_INCVAL_MASK
);
4013 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
4020 /* Program SSCDIVINTPHASE6 */
4021 temp
= intel_sbi_read(dev_priv
, SBI_SSCDIVINTPHASE6
, SBI_ICLK
);
4022 temp
&= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK
;
4023 temp
|= SBI_SSCDIVINTPHASE_DIVSEL(divsel
);
4024 temp
&= ~SBI_SSCDIVINTPHASE_INCVAL_MASK
;
4025 temp
|= SBI_SSCDIVINTPHASE_INCVAL(phaseinc
);
4026 temp
|= SBI_SSCDIVINTPHASE_DIR(phasedir
);
4027 temp
|= SBI_SSCDIVINTPHASE_PROPAGATE
;
4028 intel_sbi_write(dev_priv
, SBI_SSCDIVINTPHASE6
, temp
, SBI_ICLK
);
4030 /* Program SSCAUXDIV */
4031 temp
= intel_sbi_read(dev_priv
, SBI_SSCAUXDIV6
, SBI_ICLK
);
4032 temp
&= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
4033 temp
|= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv
);
4034 intel_sbi_write(dev_priv
, SBI_SSCAUXDIV6
, temp
, SBI_ICLK
);
4036 /* Enable modulator and associated divider */
4037 temp
= intel_sbi_read(dev_priv
, SBI_SSCCTL6
, SBI_ICLK
);
4038 temp
&= ~SBI_SSCCTL_DISABLE
;
4039 intel_sbi_write(dev_priv
, SBI_SSCCTL6
, temp
, SBI_ICLK
);
4041 /* Wait for initialization time */
4044 I915_WRITE(PIXCLK_GATE
, PIXCLK_GATE_UNGATE
);
4046 mutex_unlock(&dev_priv
->dpio_lock
);
4049 static void ironlake_pch_transcoder_set_timings(struct intel_crtc
*crtc
,
4050 enum pipe pch_transcoder
)
4052 struct drm_device
*dev
= crtc
->base
.dev
;
4053 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4054 enum transcoder cpu_transcoder
= crtc
->config
->cpu_transcoder
;
4056 I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder
),
4057 I915_READ(HTOTAL(cpu_transcoder
)));
4058 I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder
),
4059 I915_READ(HBLANK(cpu_transcoder
)));
4060 I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder
),
4061 I915_READ(HSYNC(cpu_transcoder
)));
4063 I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder
),
4064 I915_READ(VTOTAL(cpu_transcoder
)));
4065 I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder
),
4066 I915_READ(VBLANK(cpu_transcoder
)));
4067 I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder
),
4068 I915_READ(VSYNC(cpu_transcoder
)));
4069 I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder
),
4070 I915_READ(VSYNCSHIFT(cpu_transcoder
)));
4073 static void cpt_set_fdi_bc_bifurcation(struct drm_device
*dev
, bool enable
)
4075 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4078 temp
= I915_READ(SOUTH_CHICKEN1
);
4079 if (!!(temp
& FDI_BC_BIFURCATION_SELECT
) == enable
)
4082 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B
)) & FDI_RX_ENABLE
);
4083 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C
)) & FDI_RX_ENABLE
);
4085 temp
&= ~FDI_BC_BIFURCATION_SELECT
;
4087 temp
|= FDI_BC_BIFURCATION_SELECT
;
4089 DRM_DEBUG_KMS("%sabling fdi C rx\n", enable
? "en" : "dis");
4090 I915_WRITE(SOUTH_CHICKEN1
, temp
);
4091 POSTING_READ(SOUTH_CHICKEN1
);
4094 static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc
*intel_crtc
)
4096 struct drm_device
*dev
= intel_crtc
->base
.dev
;
4098 switch (intel_crtc
->pipe
) {
4102 if (intel_crtc
->config
->fdi_lanes
> 2)
4103 cpt_set_fdi_bc_bifurcation(dev
, false);
4105 cpt_set_fdi_bc_bifurcation(dev
, true);
4109 cpt_set_fdi_bc_bifurcation(dev
, true);
4118 * Enable PCH resources required for PCH ports:
4120 * - FDI training & RX/TX
4121 * - update transcoder timings
4122 * - DP transcoding bits
4125 static void ironlake_pch_enable(struct drm_crtc
*crtc
)
4127 struct drm_device
*dev
= crtc
->dev
;
4128 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4129 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4130 int pipe
= intel_crtc
->pipe
;
4133 assert_pch_transcoder_disabled(dev_priv
, pipe
);
4135 if (IS_IVYBRIDGE(dev
))
4136 ivybridge_update_fdi_bc_bifurcation(intel_crtc
);
4138 /* Write the TU size bits before fdi link training, so that error
4139 * detection works. */
4140 I915_WRITE(FDI_RX_TUSIZE1(pipe
),
4141 I915_READ(PIPE_DATA_M1(pipe
)) & TU_SIZE_MASK
);
4143 /* For PCH output, training FDI link */
4144 dev_priv
->display
.fdi_link_train(crtc
);
4146 /* We need to program the right clock selection before writing the pixel
4147 * mutliplier into the DPLL. */
4148 if (HAS_PCH_CPT(dev
)) {
4151 temp
= I915_READ(PCH_DPLL_SEL
);
4152 temp
|= TRANS_DPLL_ENABLE(pipe
);
4153 sel
= TRANS_DPLLB_SEL(pipe
);
4154 if (intel_crtc
->config
->shared_dpll
== DPLL_ID_PCH_PLL_B
)
4158 I915_WRITE(PCH_DPLL_SEL
, temp
);
4161 /* XXX: pch pll's can be enabled any time before we enable the PCH
4162 * transcoder, and we actually should do this to not upset any PCH
4163 * transcoder that already use the clock when we share it.
4165 * Note that enable_shared_dpll tries to do the right thing, but
4166 * get_shared_dpll unconditionally resets the pll - we need that to have
4167 * the right LVDS enable sequence. */
4168 intel_enable_shared_dpll(intel_crtc
);
4170 /* set transcoder timing, panel must allow it */
4171 assert_panel_unlocked(dev_priv
, pipe
);
4172 ironlake_pch_transcoder_set_timings(intel_crtc
, pipe
);
4174 intel_fdi_normal_train(crtc
);
4176 /* For PCH DP, enable TRANS_DP_CTL */
4177 if (HAS_PCH_CPT(dev
) && intel_crtc
->config
->has_dp_encoder
) {
4178 u32 bpc
= (I915_READ(PIPECONF(pipe
)) & PIPECONF_BPC_MASK
) >> 5;
4179 reg
= TRANS_DP_CTL(pipe
);
4180 temp
= I915_READ(reg
);
4181 temp
&= ~(TRANS_DP_PORT_SEL_MASK
|
4182 TRANS_DP_SYNC_MASK
|
4184 temp
|= (TRANS_DP_OUTPUT_ENABLE
|
4185 TRANS_DP_ENH_FRAMING
);
4186 temp
|= bpc
<< 9; /* same format but at 11:9 */
4188 if (crtc
->mode
.flags
& DRM_MODE_FLAG_PHSYNC
)
4189 temp
|= TRANS_DP_HSYNC_ACTIVE_HIGH
;
4190 if (crtc
->mode
.flags
& DRM_MODE_FLAG_PVSYNC
)
4191 temp
|= TRANS_DP_VSYNC_ACTIVE_HIGH
;
4193 switch (intel_trans_dp_port_sel(crtc
)) {
4195 temp
|= TRANS_DP_PORT_SEL_B
;
4198 temp
|= TRANS_DP_PORT_SEL_C
;
4201 temp
|= TRANS_DP_PORT_SEL_D
;
4207 I915_WRITE(reg
, temp
);
4210 ironlake_enable_pch_transcoder(dev_priv
, pipe
);
4213 static void lpt_pch_enable(struct drm_crtc
*crtc
)
4215 struct drm_device
*dev
= crtc
->dev
;
4216 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4217 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4218 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
4220 assert_pch_transcoder_disabled(dev_priv
, TRANSCODER_A
);
4222 lpt_program_iclkip(crtc
);
4224 /* Set transcoder timing. */
4225 ironlake_pch_transcoder_set_timings(intel_crtc
, PIPE_A
);
4227 lpt_enable_pch_transcoder(dev_priv
, cpu_transcoder
);
4230 void intel_put_shared_dpll(struct intel_crtc
*crtc
)
4232 struct intel_shared_dpll
*pll
= intel_crtc_to_shared_dpll(crtc
);
4237 if (!(pll
->config
.crtc_mask
& (1 << crtc
->pipe
))) {
4238 WARN(1, "bad %s crtc mask\n", pll
->name
);
4242 pll
->config
.crtc_mask
&= ~(1 << crtc
->pipe
);
4243 if (pll
->config
.crtc_mask
== 0) {
4245 WARN_ON(pll
->active
);
4248 crtc
->config
->shared_dpll
= DPLL_ID_PRIVATE
;
4251 struct intel_shared_dpll
*intel_get_shared_dpll(struct intel_crtc
*crtc
,
4252 struct intel_crtc_state
*crtc_state
)
4254 struct drm_i915_private
*dev_priv
= crtc
->base
.dev
->dev_private
;
4255 struct intel_shared_dpll
*pll
;
4256 enum intel_dpll_id i
;
4258 if (HAS_PCH_IBX(dev_priv
->dev
)) {
4259 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
4260 i
= (enum intel_dpll_id
) crtc
->pipe
;
4261 pll
= &dev_priv
->shared_dplls
[i
];
4263 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
4264 crtc
->base
.base
.id
, pll
->name
);
4266 WARN_ON(pll
->new_config
->crtc_mask
);
4271 if (IS_BROXTON(dev_priv
->dev
)) {
4272 /* PLL is attached to port in bxt */
4273 struct intel_encoder
*encoder
;
4274 struct intel_digital_port
*intel_dig_port
;
4276 encoder
= intel_ddi_get_crtc_new_encoder(crtc_state
);
4277 if (WARN_ON(!encoder
))
4280 intel_dig_port
= enc_to_dig_port(&encoder
->base
);
4281 /* 1:1 mapping between ports and PLLs */
4282 i
= (enum intel_dpll_id
)intel_dig_port
->port
;
4283 pll
= &dev_priv
->shared_dplls
[i
];
4284 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
4285 crtc
->base
.base
.id
, pll
->name
);
4286 WARN_ON(pll
->new_config
->crtc_mask
);
4291 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
4292 pll
= &dev_priv
->shared_dplls
[i
];
4294 /* Only want to check enabled timings first */
4295 if (pll
->new_config
->crtc_mask
== 0)
4298 if (memcmp(&crtc_state
->dpll_hw_state
,
4299 &pll
->new_config
->hw_state
,
4300 sizeof(pll
->new_config
->hw_state
)) == 0) {
4301 DRM_DEBUG_KMS("CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n",
4302 crtc
->base
.base
.id
, pll
->name
,
4303 pll
->new_config
->crtc_mask
,
4309 /* Ok no matching timings, maybe there's a free one? */
4310 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
4311 pll
= &dev_priv
->shared_dplls
[i
];
4312 if (pll
->new_config
->crtc_mask
== 0) {
4313 DRM_DEBUG_KMS("CRTC:%d allocated %s\n",
4314 crtc
->base
.base
.id
, pll
->name
);
4322 if (pll
->new_config
->crtc_mask
== 0)
4323 pll
->new_config
->hw_state
= crtc_state
->dpll_hw_state
;
4325 crtc_state
->shared_dpll
= i
;
4326 DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll
->name
,
4327 pipe_name(crtc
->pipe
));
4329 pll
->new_config
->crtc_mask
|= 1 << crtc
->pipe
;
4335 * intel_shared_dpll_start_config - start a new PLL staged config
4336 * @dev_priv: DRM device
4337 * @clear_pipes: mask of pipes that will have their PLLs freed
4339 * Starts a new PLL staged config, copying the current config but
4340 * releasing the references of pipes specified in clear_pipes.
4342 static int intel_shared_dpll_start_config(struct drm_i915_private
*dev_priv
,
4343 unsigned clear_pipes
)
4345 struct intel_shared_dpll
*pll
;
4346 enum intel_dpll_id i
;
4348 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
4349 pll
= &dev_priv
->shared_dplls
[i
];
4351 pll
->new_config
= kmemdup(&pll
->config
, sizeof pll
->config
,
4353 if (!pll
->new_config
)
4356 pll
->new_config
->crtc_mask
&= ~clear_pipes
;
4363 pll
= &dev_priv
->shared_dplls
[i
];
4364 kfree(pll
->new_config
);
4365 pll
->new_config
= NULL
;
4371 static void intel_shared_dpll_commit(struct drm_i915_private
*dev_priv
)
4373 struct intel_shared_dpll
*pll
;
4374 enum intel_dpll_id i
;
4376 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
4377 pll
= &dev_priv
->shared_dplls
[i
];
4379 WARN_ON(pll
->new_config
== &pll
->config
);
4381 pll
->config
= *pll
->new_config
;
4382 kfree(pll
->new_config
);
4383 pll
->new_config
= NULL
;
4387 static void intel_shared_dpll_abort_config(struct drm_i915_private
*dev_priv
)
4389 struct intel_shared_dpll
*pll
;
4390 enum intel_dpll_id i
;
4392 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
4393 pll
= &dev_priv
->shared_dplls
[i
];
4395 WARN_ON(pll
->new_config
== &pll
->config
);
4397 kfree(pll
->new_config
);
4398 pll
->new_config
= NULL
;
4402 static void cpt_verify_modeset(struct drm_device
*dev
, int pipe
)
4404 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4405 int dslreg
= PIPEDSL(pipe
);
4408 temp
= I915_READ(dslreg
);
4410 if (wait_for(I915_READ(dslreg
) != temp
, 5)) {
4411 if (wait_for(I915_READ(dslreg
) != temp
, 5))
4412 DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe
));
4417 * skl_update_scaler_users - Stages update to crtc's scaler state
4419 * @crtc_state: crtc_state
4420 * @plane: plane (NULL indicates crtc is requesting update)
4421 * @plane_state: plane's state
4422 * @force_detach: request unconditional detachment of scaler
4424 * This function updates scaler state for requested plane or crtc.
4425 * To request scaler usage update for a plane, caller shall pass plane pointer.
4426 * To request scaler usage update for crtc, caller shall pass plane pointer
4430 * 0 - scaler_usage updated successfully
4431 * error - requested scaling cannot be supported or other error condition
4434 skl_update_scaler_users(
4435 struct intel_crtc
*intel_crtc
, struct intel_crtc_state
*crtc_state
,
4436 struct intel_plane
*intel_plane
, struct intel_plane_state
*plane_state
,
4441 int src_w
, src_h
, dst_w
, dst_h
;
4443 struct drm_framebuffer
*fb
;
4444 struct intel_crtc_scaler_state
*scaler_state
;
4445 unsigned int rotation
;
4447 if (!intel_crtc
|| !crtc_state
)
4450 scaler_state
= &crtc_state
->scaler_state
;
4452 idx
= intel_plane
? drm_plane_index(&intel_plane
->base
) : SKL_CRTC_INDEX
;
4453 fb
= intel_plane
? plane_state
->base
.fb
: NULL
;
4456 src_w
= drm_rect_width(&plane_state
->src
) >> 16;
4457 src_h
= drm_rect_height(&plane_state
->src
) >> 16;
4458 dst_w
= drm_rect_width(&plane_state
->dst
);
4459 dst_h
= drm_rect_height(&plane_state
->dst
);
4460 scaler_id
= &plane_state
->scaler_id
;
4461 rotation
= plane_state
->base
.rotation
;
4463 struct drm_display_mode
*adjusted_mode
=
4464 &crtc_state
->base
.adjusted_mode
;
4465 src_w
= crtc_state
->pipe_src_w
;
4466 src_h
= crtc_state
->pipe_src_h
;
4467 dst_w
= adjusted_mode
->hdisplay
;
4468 dst_h
= adjusted_mode
->vdisplay
;
4469 scaler_id
= &scaler_state
->scaler_id
;
4470 rotation
= DRM_ROTATE_0
;
4473 need_scaling
= intel_rotation_90_or_270(rotation
) ?
4474 (src_h
!= dst_w
|| src_w
!= dst_h
):
4475 (src_w
!= dst_w
|| src_h
!= dst_h
);
4478 * if plane is being disabled or scaler is no more required or force detach
4479 * - free scaler binded to this plane/crtc
4480 * - in order to do this, update crtc->scaler_usage
4482 * Here scaler state in crtc_state is set free so that
4483 * scaler can be assigned to other user. Actual register
4484 * update to free the scaler is done in plane/panel-fit programming.
4485 * For this purpose crtc/plane_state->scaler_id isn't reset here.
4487 if (force_detach
|| !need_scaling
|| (intel_plane
&&
4488 (!fb
|| !plane_state
->visible
))) {
4489 if (*scaler_id
>= 0) {
4490 scaler_state
->scaler_users
&= ~(1 << idx
);
4491 scaler_state
->scalers
[*scaler_id
].in_use
= 0;
4493 DRM_DEBUG_KMS("Staged freeing scaler id %d.%d from %s:%d "
4494 "crtc_state = %p scaler_users = 0x%x\n",
4495 intel_crtc
->pipe
, *scaler_id
, intel_plane
? "PLANE" : "CRTC",
4496 intel_plane
? intel_plane
->base
.base
.id
:
4497 intel_crtc
->base
.base
.id
, crtc_state
,
4498 scaler_state
->scaler_users
);
4505 if (src_w
< SKL_MIN_SRC_W
|| src_h
< SKL_MIN_SRC_H
||
4506 dst_w
< SKL_MIN_DST_W
|| dst_h
< SKL_MIN_DST_H
||
4508 src_w
> SKL_MAX_SRC_W
|| src_h
> SKL_MAX_SRC_H
||
4509 dst_w
> SKL_MAX_DST_W
|| dst_h
> SKL_MAX_DST_H
) {
4510 DRM_DEBUG_KMS("%s:%d scaler_user index %u.%u: src %ux%u dst %ux%u "
4511 "size is out of scaler range\n",
4512 intel_plane
? "PLANE" : "CRTC",
4513 intel_plane
? intel_plane
->base
.base
.id
: intel_crtc
->base
.base
.id
,
4514 intel_crtc
->pipe
, idx
, src_w
, src_h
, dst_w
, dst_h
);
4518 /* check colorkey */
4519 if (intel_plane
&& intel_plane
->ckey
.flags
!= I915_SET_COLORKEY_NONE
) {
4520 DRM_DEBUG_KMS("PLANE:%d scaling with color key not allowed",
4521 intel_plane
->base
.base
.id
);
4525 /* Check src format */
4527 switch (fb
->pixel_format
) {
4528 case DRM_FORMAT_RGB565
:
4529 case DRM_FORMAT_XBGR8888
:
4530 case DRM_FORMAT_XRGB8888
:
4531 case DRM_FORMAT_ABGR8888
:
4532 case DRM_FORMAT_ARGB8888
:
4533 case DRM_FORMAT_XRGB2101010
:
4534 case DRM_FORMAT_ARGB2101010
:
4535 case DRM_FORMAT_XBGR2101010
:
4536 case DRM_FORMAT_ABGR2101010
:
4537 case DRM_FORMAT_YUYV
:
4538 case DRM_FORMAT_YVYU
:
4539 case DRM_FORMAT_UYVY
:
4540 case DRM_FORMAT_VYUY
:
4543 DRM_DEBUG_KMS("PLANE:%d FB:%d unsupported scaling format 0x%x\n",
4544 intel_plane
->base
.base
.id
, fb
->base
.id
, fb
->pixel_format
);
4549 /* mark this plane as a scaler user in crtc_state */
4550 scaler_state
->scaler_users
|= (1 << idx
);
4551 DRM_DEBUG_KMS("%s:%d staged scaling request for %ux%u->%ux%u "
4552 "crtc_state = %p scaler_users = 0x%x\n",
4553 intel_plane
? "PLANE" : "CRTC",
4554 intel_plane
? intel_plane
->base
.base
.id
: intel_crtc
->base
.base
.id
,
4555 src_w
, src_h
, dst_w
, dst_h
, crtc_state
, scaler_state
->scaler_users
);
4559 static void skylake_pfit_update(struct intel_crtc
*crtc
, int enable
)
4561 struct drm_device
*dev
= crtc
->base
.dev
;
4562 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4563 int pipe
= crtc
->pipe
;
4564 struct intel_crtc_scaler_state
*scaler_state
=
4565 &crtc
->config
->scaler_state
;
4567 DRM_DEBUG_KMS("for crtc_state = %p\n", crtc
->config
);
4569 /* To update pfit, first update scaler state */
4570 skl_update_scaler_users(crtc
, crtc
->config
, NULL
, NULL
, !enable
);
4571 intel_atomic_setup_scalers(crtc
->base
.dev
, crtc
, crtc
->config
);
4572 skl_detach_scalers(crtc
);
4576 if (crtc
->config
->pch_pfit
.enabled
) {
4579 if (WARN_ON(crtc
->config
->scaler_state
.scaler_id
< 0)) {
4580 DRM_ERROR("Requesting pfit without getting a scaler first\n");
4584 id
= scaler_state
->scaler_id
;
4585 I915_WRITE(SKL_PS_CTRL(pipe
, id
), PS_SCALER_EN
|
4586 PS_FILTER_MEDIUM
| scaler_state
->scalers
[id
].mode
);
4587 I915_WRITE(SKL_PS_WIN_POS(pipe
, id
), crtc
->config
->pch_pfit
.pos
);
4588 I915_WRITE(SKL_PS_WIN_SZ(pipe
, id
), crtc
->config
->pch_pfit
.size
);
4590 DRM_DEBUG_KMS("for crtc_state = %p scaler_id = %d\n", crtc
->config
, id
);
4594 static void ironlake_pfit_enable(struct intel_crtc
*crtc
)
4596 struct drm_device
*dev
= crtc
->base
.dev
;
4597 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4598 int pipe
= crtc
->pipe
;
4600 if (crtc
->config
->pch_pfit
.enabled
) {
4601 /* Force use of hard-coded filter coefficients
4602 * as some pre-programmed values are broken,
4605 if (IS_IVYBRIDGE(dev
) || IS_HASWELL(dev
))
4606 I915_WRITE(PF_CTL(pipe
), PF_ENABLE
| PF_FILTER_MED_3x3
|
4607 PF_PIPE_SEL_IVB(pipe
));
4609 I915_WRITE(PF_CTL(pipe
), PF_ENABLE
| PF_FILTER_MED_3x3
);
4610 I915_WRITE(PF_WIN_POS(pipe
), crtc
->config
->pch_pfit
.pos
);
4611 I915_WRITE(PF_WIN_SZ(pipe
), crtc
->config
->pch_pfit
.size
);
4615 static void intel_enable_sprite_planes(struct drm_crtc
*crtc
)
4617 struct drm_device
*dev
= crtc
->dev
;
4618 enum pipe pipe
= to_intel_crtc(crtc
)->pipe
;
4619 struct drm_plane
*plane
;
4620 struct intel_plane
*intel_plane
;
4622 drm_for_each_legacy_plane(plane
, &dev
->mode_config
.plane_list
) {
4623 intel_plane
= to_intel_plane(plane
);
4624 if (intel_plane
->pipe
== pipe
)
4625 intel_plane_restore(&intel_plane
->base
);
4629 void hsw_enable_ips(struct intel_crtc
*crtc
)
4631 struct drm_device
*dev
= crtc
->base
.dev
;
4632 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4634 if (!crtc
->config
->ips_enabled
)
4637 /* We can only enable IPS after we enable a plane and wait for a vblank */
4638 intel_wait_for_vblank(dev
, crtc
->pipe
);
4640 assert_plane_enabled(dev_priv
, crtc
->plane
);
4641 if (IS_BROADWELL(dev
)) {
4642 mutex_lock(&dev_priv
->rps
.hw_lock
);
4643 WARN_ON(sandybridge_pcode_write(dev_priv
, DISPLAY_IPS_CONTROL
, 0xc0000000));
4644 mutex_unlock(&dev_priv
->rps
.hw_lock
);
4645 /* Quoting Art Runyan: "its not safe to expect any particular
4646 * value in IPS_CTL bit 31 after enabling IPS through the
4647 * mailbox." Moreover, the mailbox may return a bogus state,
4648 * so we need to just enable it and continue on.
4651 I915_WRITE(IPS_CTL
, IPS_ENABLE
);
4652 /* The bit only becomes 1 in the next vblank, so this wait here
4653 * is essentially intel_wait_for_vblank. If we don't have this
4654 * and don't wait for vblanks until the end of crtc_enable, then
4655 * the HW state readout code will complain that the expected
4656 * IPS_CTL value is not the one we read. */
4657 if (wait_for(I915_READ_NOTRACE(IPS_CTL
) & IPS_ENABLE
, 50))
4658 DRM_ERROR("Timed out waiting for IPS enable\n");
4662 void hsw_disable_ips(struct intel_crtc
*crtc
)
4664 struct drm_device
*dev
= crtc
->base
.dev
;
4665 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4667 if (!crtc
->config
->ips_enabled
)
4670 assert_plane_enabled(dev_priv
, crtc
->plane
);
4671 if (IS_BROADWELL(dev
)) {
4672 mutex_lock(&dev_priv
->rps
.hw_lock
);
4673 WARN_ON(sandybridge_pcode_write(dev_priv
, DISPLAY_IPS_CONTROL
, 0));
4674 mutex_unlock(&dev_priv
->rps
.hw_lock
);
4675 /* wait for pcode to finish disabling IPS, which may take up to 42ms */
4676 if (wait_for((I915_READ(IPS_CTL
) & IPS_ENABLE
) == 0, 42))
4677 DRM_ERROR("Timed out waiting for IPS disable\n");
4679 I915_WRITE(IPS_CTL
, 0);
4680 POSTING_READ(IPS_CTL
);
4683 /* We need to wait for a vblank before we can disable the plane. */
4684 intel_wait_for_vblank(dev
, crtc
->pipe
);
4687 /** Loads the palette/gamma unit for the CRTC with the prepared values */
4688 static void intel_crtc_load_lut(struct drm_crtc
*crtc
)
4690 struct drm_device
*dev
= crtc
->dev
;
4691 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4692 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4693 enum pipe pipe
= intel_crtc
->pipe
;
4694 int palreg
= PALETTE(pipe
);
4696 bool reenable_ips
= false;
4698 /* The clocks have to be on to load the palette. */
4699 if (!crtc
->state
->enable
|| !intel_crtc
->active
)
4702 if (HAS_GMCH_DISPLAY(dev_priv
->dev
)) {
4703 if (intel_pipe_has_type(intel_crtc
, INTEL_OUTPUT_DSI
))
4704 assert_dsi_pll_enabled(dev_priv
);
4706 assert_pll_enabled(dev_priv
, pipe
);
4709 /* use legacy palette for Ironlake */
4710 if (!HAS_GMCH_DISPLAY(dev
))
4711 palreg
= LGC_PALETTE(pipe
);
4713 /* Workaround : Do not read or write the pipe palette/gamma data while
4714 * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.
4716 if (IS_HASWELL(dev
) && intel_crtc
->config
->ips_enabled
&&
4717 ((I915_READ(GAMMA_MODE(pipe
)) & GAMMA_MODE_MODE_MASK
) ==
4718 GAMMA_MODE_MODE_SPLIT
)) {
4719 hsw_disable_ips(intel_crtc
);
4720 reenable_ips
= true;
4723 for (i
= 0; i
< 256; i
++) {
4724 I915_WRITE(palreg
+ 4 * i
,
4725 (intel_crtc
->lut_r
[i
] << 16) |
4726 (intel_crtc
->lut_g
[i
] << 8) |
4727 intel_crtc
->lut_b
[i
]);
4731 hsw_enable_ips(intel_crtc
);
4734 static void intel_crtc_dpms_overlay_disable(struct intel_crtc
*intel_crtc
)
4736 if (intel_crtc
->overlay
) {
4737 struct drm_device
*dev
= intel_crtc
->base
.dev
;
4738 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4740 mutex_lock(&dev
->struct_mutex
);
4741 dev_priv
->mm
.interruptible
= false;
4742 (void) intel_overlay_switch_off(intel_crtc
->overlay
);
4743 dev_priv
->mm
.interruptible
= true;
4744 mutex_unlock(&dev
->struct_mutex
);
4747 /* Let userspace switch the overlay on again. In most cases userspace
4748 * has to recompute where to put it anyway.
4753 * intel_post_enable_primary - Perform operations after enabling primary plane
4754 * @crtc: the CRTC whose primary plane was just enabled
4756 * Performs potentially sleeping operations that must be done after the primary
4757 * plane is enabled, such as updating FBC and IPS. Note that this may be
4758 * called due to an explicit primary plane update, or due to an implicit
4759 * re-enable that is caused when a sprite plane is updated to no longer
4760 * completely hide the primary plane.
4763 intel_post_enable_primary(struct drm_crtc
*crtc
)
4765 struct drm_device
*dev
= crtc
->dev
;
4766 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4767 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4768 int pipe
= intel_crtc
->pipe
;
4771 * BDW signals flip done immediately if the plane
4772 * is disabled, even if the plane enable is already
4773 * armed to occur at the next vblank :(
4775 if (IS_BROADWELL(dev
))
4776 intel_wait_for_vblank(dev
, pipe
);
4779 * FIXME IPS should be fine as long as one plane is
4780 * enabled, but in practice it seems to have problems
4781 * when going from primary only to sprite only and vice
4784 hsw_enable_ips(intel_crtc
);
4786 mutex_lock(&dev
->struct_mutex
);
4787 intel_fbc_update(dev
);
4788 mutex_unlock(&dev
->struct_mutex
);
4791 * Gen2 reports pipe underruns whenever all planes are disabled.
4792 * So don't enable underrun reporting before at least some planes
4794 * FIXME: Need to fix the logic to work when we turn off all planes
4795 * but leave the pipe running.
4798 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
4800 /* Underruns don't raise interrupts, so check manually. */
4801 if (HAS_GMCH_DISPLAY(dev
))
4802 i9xx_check_fifo_underruns(dev_priv
);
4806 * intel_pre_disable_primary - Perform operations before disabling primary plane
4807 * @crtc: the CRTC whose primary plane is to be disabled
4809 * Performs potentially sleeping operations that must be done before the
4810 * primary plane is disabled, such as updating FBC and IPS. Note that this may
4811 * be called due to an explicit primary plane update, or due to an implicit
4812 * disable that is caused when a sprite plane completely hides the primary
4816 intel_pre_disable_primary(struct drm_crtc
*crtc
)
4818 struct drm_device
*dev
= crtc
->dev
;
4819 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4820 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4821 int pipe
= intel_crtc
->pipe
;
4824 * Gen2 reports pipe underruns whenever all planes are disabled.
4825 * So diasble underrun reporting before all the planes get disabled.
4826 * FIXME: Need to fix the logic to work when we turn off all planes
4827 * but leave the pipe running.
4830 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, false);
4833 * Vblank time updates from the shadow to live plane control register
4834 * are blocked if the memory self-refresh mode is active at that
4835 * moment. So to make sure the plane gets truly disabled, disable
4836 * first the self-refresh mode. The self-refresh enable bit in turn
4837 * will be checked/applied by the HW only at the next frame start
4838 * event which is after the vblank start event, so we need to have a
4839 * wait-for-vblank between disabling the plane and the pipe.
4841 if (HAS_GMCH_DISPLAY(dev
))
4842 intel_set_memory_cxsr(dev_priv
, false);
4844 mutex_lock(&dev
->struct_mutex
);
4845 if (dev_priv
->fbc
.crtc
== intel_crtc
)
4846 intel_fbc_disable(dev
);
4847 mutex_unlock(&dev
->struct_mutex
);
4850 * FIXME IPS should be fine as long as one plane is
4851 * enabled, but in practice it seems to have problems
4852 * when going from primary only to sprite only and vice
4855 hsw_disable_ips(intel_crtc
);
4858 static void intel_crtc_enable_planes(struct drm_crtc
*crtc
)
4860 intel_enable_primary_hw_plane(crtc
->primary
, crtc
);
4861 intel_enable_sprite_planes(crtc
);
4862 intel_crtc_update_cursor(crtc
, true);
4864 intel_post_enable_primary(crtc
);
4867 static void intel_crtc_disable_planes(struct drm_crtc
*crtc
)
4869 struct drm_device
*dev
= crtc
->dev
;
4870 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4871 struct intel_plane
*intel_plane
;
4872 int pipe
= intel_crtc
->pipe
;
4874 intel_crtc_wait_for_pending_flips(crtc
);
4876 intel_pre_disable_primary(crtc
);
4878 intel_crtc_dpms_overlay_disable(intel_crtc
);
4879 for_each_intel_plane(dev
, intel_plane
) {
4880 if (intel_plane
->pipe
== pipe
) {
4881 struct drm_crtc
*from
= intel_plane
->base
.crtc
;
4883 intel_plane
->disable_plane(&intel_plane
->base
,
4884 from
?: crtc
, true);
4889 * FIXME: Once we grow proper nuclear flip support out of this we need
4890 * to compute the mask of flip planes precisely. For the time being
4891 * consider this a flip to a NULL plane.
4893 intel_frontbuffer_flip(dev
, INTEL_FRONTBUFFER_ALL_MASK(pipe
));
4896 static void ironlake_crtc_enable(struct drm_crtc
*crtc
)
4898 struct drm_device
*dev
= crtc
->dev
;
4899 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4900 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4901 struct intel_encoder
*encoder
;
4902 int pipe
= intel_crtc
->pipe
;
4904 WARN_ON(!crtc
->state
->enable
);
4906 if (intel_crtc
->active
)
4909 if (intel_crtc
->config
->has_pch_encoder
)
4910 intel_prepare_shared_dpll(intel_crtc
);
4912 if (intel_crtc
->config
->has_dp_encoder
)
4913 intel_dp_set_m_n(intel_crtc
, M1_N1
);
4915 intel_set_pipe_timings(intel_crtc
);
4917 if (intel_crtc
->config
->has_pch_encoder
) {
4918 intel_cpu_transcoder_set_m_n(intel_crtc
,
4919 &intel_crtc
->config
->fdi_m_n
, NULL
);
4922 ironlake_set_pipeconf(crtc
);
4924 intel_crtc
->active
= true;
4926 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
4927 intel_set_pch_fifo_underrun_reporting(dev_priv
, pipe
, true);
4929 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
4930 if (encoder
->pre_enable
)
4931 encoder
->pre_enable(encoder
);
4933 if (intel_crtc
->config
->has_pch_encoder
) {
4934 /* Note: FDI PLL enabling _must_ be done before we enable the
4935 * cpu pipes, hence this is separate from all the other fdi/pch
4937 ironlake_fdi_pll_enable(intel_crtc
);
4939 assert_fdi_tx_disabled(dev_priv
, pipe
);
4940 assert_fdi_rx_disabled(dev_priv
, pipe
);
4943 ironlake_pfit_enable(intel_crtc
);
4946 * On ILK+ LUT must be loaded before the pipe is running but with
4949 intel_crtc_load_lut(crtc
);
4951 intel_update_watermarks(crtc
);
4952 intel_enable_pipe(intel_crtc
);
4954 if (intel_crtc
->config
->has_pch_encoder
)
4955 ironlake_pch_enable(crtc
);
4957 assert_vblank_disabled(crtc
);
4958 drm_crtc_vblank_on(crtc
);
4960 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
4961 encoder
->enable(encoder
);
4963 if (HAS_PCH_CPT(dev
))
4964 cpt_verify_modeset(dev
, intel_crtc
->pipe
);
4967 /* IPS only exists on ULT machines and is tied to pipe A. */
4968 static bool hsw_crtc_supports_ips(struct intel_crtc
*crtc
)
4970 return HAS_IPS(crtc
->base
.dev
) && crtc
->pipe
== PIPE_A
;
4974 * This implements the workaround described in the "notes" section of the mode
4975 * set sequence documentation. When going from no pipes or single pipe to
4976 * multiple pipes, and planes are enabled after the pipe, we need to wait at
4977 * least 2 vblanks on the first pipe before enabling planes on the second pipe.
4979 static void haswell_mode_set_planes_workaround(struct intel_crtc
*crtc
)
4981 struct drm_device
*dev
= crtc
->base
.dev
;
4982 struct intel_crtc
*crtc_it
, *other_active_crtc
= NULL
;
4984 /* We want to get the other_active_crtc only if there's only 1 other
4986 for_each_intel_crtc(dev
, crtc_it
) {
4987 if (!crtc_it
->active
|| crtc_it
== crtc
)
4990 if (other_active_crtc
)
4993 other_active_crtc
= crtc_it
;
4995 if (!other_active_crtc
)
4998 intel_wait_for_vblank(dev
, other_active_crtc
->pipe
);
4999 intel_wait_for_vblank(dev
, other_active_crtc
->pipe
);
5002 static void haswell_crtc_enable(struct drm_crtc
*crtc
)
5004 struct drm_device
*dev
= crtc
->dev
;
5005 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5006 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5007 struct intel_encoder
*encoder
;
5008 int pipe
= intel_crtc
->pipe
;
5010 WARN_ON(!crtc
->state
->enable
);
5012 if (intel_crtc
->active
)
5015 if (intel_crtc_to_shared_dpll(intel_crtc
))
5016 intel_enable_shared_dpll(intel_crtc
);
5018 if (intel_crtc
->config
->has_dp_encoder
)
5019 intel_dp_set_m_n(intel_crtc
, M1_N1
);
5021 intel_set_pipe_timings(intel_crtc
);
5023 if (intel_crtc
->config
->cpu_transcoder
!= TRANSCODER_EDP
) {
5024 I915_WRITE(PIPE_MULT(intel_crtc
->config
->cpu_transcoder
),
5025 intel_crtc
->config
->pixel_multiplier
- 1);
5028 if (intel_crtc
->config
->has_pch_encoder
) {
5029 intel_cpu_transcoder_set_m_n(intel_crtc
,
5030 &intel_crtc
->config
->fdi_m_n
, NULL
);
5033 haswell_set_pipeconf(crtc
);
5035 intel_set_pipe_csc(crtc
);
5037 intel_crtc
->active
= true;
5039 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
5040 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5041 if (encoder
->pre_enable
)
5042 encoder
->pre_enable(encoder
);
5044 if (intel_crtc
->config
->has_pch_encoder
) {
5045 intel_set_pch_fifo_underrun_reporting(dev_priv
, TRANSCODER_A
,
5047 dev_priv
->display
.fdi_link_train(crtc
);
5050 intel_ddi_enable_pipe_clock(intel_crtc
);
5052 if (INTEL_INFO(dev
)->gen
== 9)
5053 skylake_pfit_update(intel_crtc
, 1);
5054 else if (INTEL_INFO(dev
)->gen
< 9)
5055 ironlake_pfit_enable(intel_crtc
);
5057 MISSING_CASE(INTEL_INFO(dev
)->gen
);
5060 * On ILK+ LUT must be loaded before the pipe is running but with
5063 intel_crtc_load_lut(crtc
);
5065 intel_ddi_set_pipe_settings(crtc
);
5066 intel_ddi_enable_transcoder_func(crtc
);
5068 intel_update_watermarks(crtc
);
5069 intel_enable_pipe(intel_crtc
);
5071 if (intel_crtc
->config
->has_pch_encoder
)
5072 lpt_pch_enable(crtc
);
5074 if (intel_crtc
->config
->dp_encoder_is_mst
)
5075 intel_ddi_set_vc_payload_alloc(crtc
, true);
5077 assert_vblank_disabled(crtc
);
5078 drm_crtc_vblank_on(crtc
);
5080 for_each_encoder_on_crtc(dev
, crtc
, encoder
) {
5081 encoder
->enable(encoder
);
5082 intel_opregion_notify_encoder(encoder
, true);
5085 /* If we change the relative order between pipe/planes enabling, we need
5086 * to change the workaround. */
5087 haswell_mode_set_planes_workaround(intel_crtc
);
5090 static void ironlake_pfit_disable(struct intel_crtc
*crtc
)
5092 struct drm_device
*dev
= crtc
->base
.dev
;
5093 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5094 int pipe
= crtc
->pipe
;
5096 /* To avoid upsetting the power well on haswell only disable the pfit if
5097 * it's in use. The hw state code will make sure we get this right. */
5098 if (crtc
->config
->pch_pfit
.enabled
) {
5099 I915_WRITE(PF_CTL(pipe
), 0);
5100 I915_WRITE(PF_WIN_POS(pipe
), 0);
5101 I915_WRITE(PF_WIN_SZ(pipe
), 0);
5105 static void ironlake_crtc_disable(struct drm_crtc
*crtc
)
5107 struct drm_device
*dev
= crtc
->dev
;
5108 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5109 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5110 struct intel_encoder
*encoder
;
5111 int pipe
= intel_crtc
->pipe
;
5114 if (!intel_crtc
->active
)
5117 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5118 encoder
->disable(encoder
);
5120 drm_crtc_vblank_off(crtc
);
5121 assert_vblank_disabled(crtc
);
5123 if (intel_crtc
->config
->has_pch_encoder
)
5124 intel_set_pch_fifo_underrun_reporting(dev_priv
, pipe
, false);
5126 intel_disable_pipe(intel_crtc
);
5128 ironlake_pfit_disable(intel_crtc
);
5130 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5131 if (encoder
->post_disable
)
5132 encoder
->post_disable(encoder
);
5134 if (intel_crtc
->config
->has_pch_encoder
) {
5135 ironlake_fdi_disable(crtc
);
5137 ironlake_disable_pch_transcoder(dev_priv
, pipe
);
5139 if (HAS_PCH_CPT(dev
)) {
5140 /* disable TRANS_DP_CTL */
5141 reg
= TRANS_DP_CTL(pipe
);
5142 temp
= I915_READ(reg
);
5143 temp
&= ~(TRANS_DP_OUTPUT_ENABLE
|
5144 TRANS_DP_PORT_SEL_MASK
);
5145 temp
|= TRANS_DP_PORT_SEL_NONE
;
5146 I915_WRITE(reg
, temp
);
5148 /* disable DPLL_SEL */
5149 temp
= I915_READ(PCH_DPLL_SEL
);
5150 temp
&= ~(TRANS_DPLL_ENABLE(pipe
) | TRANS_DPLLB_SEL(pipe
));
5151 I915_WRITE(PCH_DPLL_SEL
, temp
);
5154 /* disable PCH DPLL */
5155 intel_disable_shared_dpll(intel_crtc
);
5157 ironlake_fdi_pll_disable(intel_crtc
);
5160 intel_crtc
->active
= false;
5161 intel_update_watermarks(crtc
);
5163 mutex_lock(&dev
->struct_mutex
);
5164 intel_fbc_update(dev
);
5165 mutex_unlock(&dev
->struct_mutex
);
5168 static void haswell_crtc_disable(struct drm_crtc
*crtc
)
5170 struct drm_device
*dev
= crtc
->dev
;
5171 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5172 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5173 struct intel_encoder
*encoder
;
5174 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
5176 if (!intel_crtc
->active
)
5179 for_each_encoder_on_crtc(dev
, crtc
, encoder
) {
5180 intel_opregion_notify_encoder(encoder
, false);
5181 encoder
->disable(encoder
);
5184 drm_crtc_vblank_off(crtc
);
5185 assert_vblank_disabled(crtc
);
5187 if (intel_crtc
->config
->has_pch_encoder
)
5188 intel_set_pch_fifo_underrun_reporting(dev_priv
, TRANSCODER_A
,
5190 intel_disable_pipe(intel_crtc
);
5192 if (intel_crtc
->config
->dp_encoder_is_mst
)
5193 intel_ddi_set_vc_payload_alloc(crtc
, false);
5195 intel_ddi_disable_transcoder_func(dev_priv
, cpu_transcoder
);
5197 if (INTEL_INFO(dev
)->gen
== 9)
5198 skylake_pfit_update(intel_crtc
, 0);
5199 else if (INTEL_INFO(dev
)->gen
< 9)
5200 ironlake_pfit_disable(intel_crtc
);
5202 MISSING_CASE(INTEL_INFO(dev
)->gen
);
5204 intel_ddi_disable_pipe_clock(intel_crtc
);
5206 if (intel_crtc
->config
->has_pch_encoder
) {
5207 lpt_disable_pch_transcoder(dev_priv
);
5208 intel_ddi_fdi_disable(crtc
);
5211 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5212 if (encoder
->post_disable
)
5213 encoder
->post_disable(encoder
);
5215 intel_crtc
->active
= false;
5216 intel_update_watermarks(crtc
);
5218 mutex_lock(&dev
->struct_mutex
);
5219 intel_fbc_update(dev
);
5220 mutex_unlock(&dev
->struct_mutex
);
5222 if (intel_crtc_to_shared_dpll(intel_crtc
))
5223 intel_disable_shared_dpll(intel_crtc
);
5226 static void ironlake_crtc_off(struct drm_crtc
*crtc
)
5228 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5229 intel_put_shared_dpll(intel_crtc
);
5233 static void i9xx_pfit_enable(struct intel_crtc
*crtc
)
5235 struct drm_device
*dev
= crtc
->base
.dev
;
5236 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5237 struct intel_crtc_state
*pipe_config
= crtc
->config
;
5239 if (!pipe_config
->gmch_pfit
.control
)
5243 * The panel fitter should only be adjusted whilst the pipe is disabled,
5244 * according to register description and PRM.
5246 WARN_ON(I915_READ(PFIT_CONTROL
) & PFIT_ENABLE
);
5247 assert_pipe_disabled(dev_priv
, crtc
->pipe
);
5249 I915_WRITE(PFIT_PGM_RATIOS
, pipe_config
->gmch_pfit
.pgm_ratios
);
5250 I915_WRITE(PFIT_CONTROL
, pipe_config
->gmch_pfit
.control
);
5252 /* Border color in case we don't scale up to the full screen. Black by
5253 * default, change to something else for debugging. */
5254 I915_WRITE(BCLRPAT(crtc
->pipe
), 0);
5257 static enum intel_display_power_domain
port_to_power_domain(enum port port
)
5261 return POWER_DOMAIN_PORT_DDI_A_4_LANES
;
5263 return POWER_DOMAIN_PORT_DDI_B_4_LANES
;
5265 return POWER_DOMAIN_PORT_DDI_C_4_LANES
;
5267 return POWER_DOMAIN_PORT_DDI_D_4_LANES
;
5270 return POWER_DOMAIN_PORT_OTHER
;
5274 #define for_each_power_domain(domain, mask) \
5275 for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \
5276 if ((1 << (domain)) & (mask))
5278 enum intel_display_power_domain
5279 intel_display_port_power_domain(struct intel_encoder
*intel_encoder
)
5281 struct drm_device
*dev
= intel_encoder
->base
.dev
;
5282 struct intel_digital_port
*intel_dig_port
;
5284 switch (intel_encoder
->type
) {
5285 case INTEL_OUTPUT_UNKNOWN
:
5286 /* Only DDI platforms should ever use this output type */
5287 WARN_ON_ONCE(!HAS_DDI(dev
));
5288 case INTEL_OUTPUT_DISPLAYPORT
:
5289 case INTEL_OUTPUT_HDMI
:
5290 case INTEL_OUTPUT_EDP
:
5291 intel_dig_port
= enc_to_dig_port(&intel_encoder
->base
);
5292 return port_to_power_domain(intel_dig_port
->port
);
5293 case INTEL_OUTPUT_DP_MST
:
5294 intel_dig_port
= enc_to_mst(&intel_encoder
->base
)->primary
;
5295 return port_to_power_domain(intel_dig_port
->port
);
5296 case INTEL_OUTPUT_ANALOG
:
5297 return POWER_DOMAIN_PORT_CRT
;
5298 case INTEL_OUTPUT_DSI
:
5299 return POWER_DOMAIN_PORT_DSI
;
5301 return POWER_DOMAIN_PORT_OTHER
;
5305 static unsigned long get_crtc_power_domains(struct drm_crtc
*crtc
)
5307 struct drm_device
*dev
= crtc
->dev
;
5308 struct intel_encoder
*intel_encoder
;
5309 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5310 enum pipe pipe
= intel_crtc
->pipe
;
5312 enum transcoder transcoder
;
5314 transcoder
= intel_pipe_to_cpu_transcoder(dev
->dev_private
, pipe
);
5316 mask
= BIT(POWER_DOMAIN_PIPE(pipe
));
5317 mask
|= BIT(POWER_DOMAIN_TRANSCODER(transcoder
));
5318 if (intel_crtc
->config
->pch_pfit
.enabled
||
5319 intel_crtc
->config
->pch_pfit
.force_thru
)
5320 mask
|= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe
));
5322 for_each_encoder_on_crtc(dev
, crtc
, intel_encoder
)
5323 mask
|= BIT(intel_display_port_power_domain(intel_encoder
));
5328 static void modeset_update_crtc_power_domains(struct drm_atomic_state
*state
)
5330 struct drm_device
*dev
= state
->dev
;
5331 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5332 unsigned long pipe_domains
[I915_MAX_PIPES
] = { 0, };
5333 struct intel_crtc
*crtc
;
5336 * First get all needed power domains, then put all unneeded, to avoid
5337 * any unnecessary toggling of the power wells.
5339 for_each_intel_crtc(dev
, crtc
) {
5340 enum intel_display_power_domain domain
;
5342 if (!crtc
->base
.state
->enable
)
5345 pipe_domains
[crtc
->pipe
] = get_crtc_power_domains(&crtc
->base
);
5347 for_each_power_domain(domain
, pipe_domains
[crtc
->pipe
])
5348 intel_display_power_get(dev_priv
, domain
);
5351 if (dev_priv
->display
.modeset_global_resources
)
5352 dev_priv
->display
.modeset_global_resources(state
);
5354 for_each_intel_crtc(dev
, crtc
) {
5355 enum intel_display_power_domain domain
;
5357 for_each_power_domain(domain
, crtc
->enabled_power_domains
)
5358 intel_display_power_put(dev_priv
, domain
);
5360 crtc
->enabled_power_domains
= pipe_domains
[crtc
->pipe
];
5363 intel_display_set_init_power(dev_priv
, false);
5366 void broxton_set_cdclk(struct drm_device
*dev
, int frequency
)
5368 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5371 uint32_t current_freq
;
5374 /* frequency = 19.2MHz * ratio / 2 / div{1,1.5,2,4} */
5375 switch (frequency
) {
5377 divider
= BXT_CDCLK_CD2X_DIV_SEL_4
;
5378 ratio
= BXT_DE_PLL_RATIO(60);
5381 divider
= BXT_CDCLK_CD2X_DIV_SEL_2
;
5382 ratio
= BXT_DE_PLL_RATIO(60);
5385 divider
= BXT_CDCLK_CD2X_DIV_SEL_1_5
;
5386 ratio
= BXT_DE_PLL_RATIO(60);
5389 divider
= BXT_CDCLK_CD2X_DIV_SEL_1
;
5390 ratio
= BXT_DE_PLL_RATIO(60);
5393 divider
= BXT_CDCLK_CD2X_DIV_SEL_1
;
5394 ratio
= BXT_DE_PLL_RATIO(65);
5398 * Bypass frequency with DE PLL disabled. Init ratio, divider
5399 * to suppress GCC warning.
5405 DRM_ERROR("unsupported CDCLK freq %d", frequency
);
5410 mutex_lock(&dev_priv
->rps
.hw_lock
);
5411 /* Inform power controller of upcoming frequency change */
5412 ret
= sandybridge_pcode_write(dev_priv
, HSW_PCODE_DE_WRITE_FREQ_REQ
,
5414 mutex_unlock(&dev_priv
->rps
.hw_lock
);
5417 DRM_ERROR("PCode CDCLK freq change notify failed (err %d, freq %d)\n",
5422 current_freq
= I915_READ(CDCLK_CTL
) & CDCLK_FREQ_DECIMAL_MASK
;
5423 /* convert from .1 fixpoint MHz with -1MHz offset to kHz */
5424 current_freq
= current_freq
* 500 + 1000;
5427 * DE PLL has to be disabled when
5428 * - setting to 19.2MHz (bypass, PLL isn't used)
5429 * - before setting to 624MHz (PLL needs toggling)
5430 * - before setting to any frequency from 624MHz (PLL needs toggling)
5432 if (frequency
== 19200 || frequency
== 624000 ||
5433 current_freq
== 624000) {
5434 I915_WRITE(BXT_DE_PLL_ENABLE
, ~BXT_DE_PLL_PLL_ENABLE
);
5436 if (wait_for(!(I915_READ(BXT_DE_PLL_ENABLE
) & BXT_DE_PLL_LOCK
),
5438 DRM_ERROR("timout waiting for DE PLL unlock\n");
5441 if (frequency
!= 19200) {
5444 val
= I915_READ(BXT_DE_PLL_CTL
);
5445 val
&= ~BXT_DE_PLL_RATIO_MASK
;
5447 I915_WRITE(BXT_DE_PLL_CTL
, val
);
5449 I915_WRITE(BXT_DE_PLL_ENABLE
, BXT_DE_PLL_PLL_ENABLE
);
5451 if (wait_for(I915_READ(BXT_DE_PLL_ENABLE
) & BXT_DE_PLL_LOCK
, 1))
5452 DRM_ERROR("timeout waiting for DE PLL lock\n");
5454 val
= I915_READ(CDCLK_CTL
);
5455 val
&= ~BXT_CDCLK_CD2X_DIV_SEL_MASK
;
5458 * Disable SSA Precharge when CD clock frequency < 500 MHz,
5461 val
&= ~BXT_CDCLK_SSA_PRECHARGE_ENABLE
;
5462 if (frequency
>= 500000)
5463 val
|= BXT_CDCLK_SSA_PRECHARGE_ENABLE
;
5465 val
&= ~CDCLK_FREQ_DECIMAL_MASK
;
5466 /* convert from kHz to .1 fixpoint MHz with -1MHz offset */
5467 val
|= (frequency
- 1000) / 500;
5468 I915_WRITE(CDCLK_CTL
, val
);
5471 mutex_lock(&dev_priv
->rps
.hw_lock
);
5472 ret
= sandybridge_pcode_write(dev_priv
, HSW_PCODE_DE_WRITE_FREQ_REQ
,
5473 DIV_ROUND_UP(frequency
, 25000));
5474 mutex_unlock(&dev_priv
->rps
.hw_lock
);
5477 DRM_ERROR("PCode CDCLK freq set failed, (err %d, freq %d)\n",
5482 dev_priv
->cdclk_freq
= frequency
;
5485 void broxton_init_cdclk(struct drm_device
*dev
)
5487 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5491 * NDE_RSTWRN_OPT RST PCH Handshake En must always be 0b on BXT
5492 * or else the reset will hang because there is no PCH to respond.
5493 * Move the handshake programming to initialization sequence.
5494 * Previously was left up to BIOS.
5496 val
= I915_READ(HSW_NDE_RSTWRN_OPT
);
5497 val
&= ~RESET_PCH_HANDSHAKE_ENABLE
;
5498 I915_WRITE(HSW_NDE_RSTWRN_OPT
, val
);
5500 /* Enable PG1 for cdclk */
5501 intel_display_power_get(dev_priv
, POWER_DOMAIN_PLLS
);
5503 /* check if cd clock is enabled */
5504 if (I915_READ(BXT_DE_PLL_ENABLE
) & BXT_DE_PLL_PLL_ENABLE
) {
5505 DRM_DEBUG_KMS("Display already initialized\n");
5511 * - The initial CDCLK needs to be read from VBT.
5512 * Need to make this change after VBT has changes for BXT.
5513 * - check if setting the max (or any) cdclk freq is really necessary
5514 * here, it belongs to modeset time
5516 broxton_set_cdclk(dev
, 624000);
5518 I915_WRITE(DBUF_CTL
, I915_READ(DBUF_CTL
) | DBUF_POWER_REQUEST
);
5519 POSTING_READ(DBUF_CTL
);
5523 if (!(I915_READ(DBUF_CTL
) & DBUF_POWER_STATE
))
5524 DRM_ERROR("DBuf power enable timeout!\n");
5527 void broxton_uninit_cdclk(struct drm_device
*dev
)
5529 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5531 I915_WRITE(DBUF_CTL
, I915_READ(DBUF_CTL
) & ~DBUF_POWER_REQUEST
);
5532 POSTING_READ(DBUF_CTL
);
5536 if (I915_READ(DBUF_CTL
) & DBUF_POWER_STATE
)
5537 DRM_ERROR("DBuf power disable timeout!\n");
5539 /* Set minimum (bypass) frequency, in effect turning off the DE PLL */
5540 broxton_set_cdclk(dev
, 19200);
5542 intel_display_power_put(dev_priv
, POWER_DOMAIN_PLLS
);
5545 /* returns HPLL frequency in kHz */
5546 static int valleyview_get_vco(struct drm_i915_private
*dev_priv
)
5548 int hpll_freq
, vco_freq
[] = { 800, 1600, 2000, 2400 };
5550 /* Obtain SKU information */
5551 mutex_lock(&dev_priv
->dpio_lock
);
5552 hpll_freq
= vlv_cck_read(dev_priv
, CCK_FUSE_REG
) &
5553 CCK_FUSE_HPLL_FREQ_MASK
;
5554 mutex_unlock(&dev_priv
->dpio_lock
);
5556 return vco_freq
[hpll_freq
] * 1000;
5559 static void vlv_update_cdclk(struct drm_device
*dev
)
5561 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5563 dev_priv
->cdclk_freq
= dev_priv
->display
.get_display_clock_speed(dev
);
5564 DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz\n",
5565 dev_priv
->cdclk_freq
);
5568 * Program the gmbus_freq based on the cdclk frequency.
5569 * BSpec erroneously claims we should aim for 4MHz, but
5570 * in fact 1MHz is the correct frequency.
5572 I915_WRITE(GMBUSFREQ_VLV
, DIV_ROUND_UP(dev_priv
->cdclk_freq
, 1000));
5575 /* Adjust CDclk dividers to allow high res or save power if possible */
5576 static void valleyview_set_cdclk(struct drm_device
*dev
, int cdclk
)
5578 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5581 WARN_ON(dev_priv
->display
.get_display_clock_speed(dev
)
5582 != dev_priv
->cdclk_freq
);
5584 if (cdclk
>= 320000) /* jump to highest voltage for 400MHz too */
5586 else if (cdclk
== 266667)
5591 mutex_lock(&dev_priv
->rps
.hw_lock
);
5592 val
= vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
);
5593 val
&= ~DSPFREQGUAR_MASK
;
5594 val
|= (cmd
<< DSPFREQGUAR_SHIFT
);
5595 vlv_punit_write(dev_priv
, PUNIT_REG_DSPFREQ
, val
);
5596 if (wait_for((vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
) &
5597 DSPFREQSTAT_MASK
) == (cmd
<< DSPFREQSTAT_SHIFT
),
5599 DRM_ERROR("timed out waiting for CDclk change\n");
5601 mutex_unlock(&dev_priv
->rps
.hw_lock
);
5603 if (cdclk
== 400000) {
5606 divider
= DIV_ROUND_CLOSEST(dev_priv
->hpll_freq
<< 1, cdclk
) - 1;
5608 mutex_lock(&dev_priv
->dpio_lock
);
5609 /* adjust cdclk divider */
5610 val
= vlv_cck_read(dev_priv
, CCK_DISPLAY_CLOCK_CONTROL
);
5611 val
&= ~DISPLAY_FREQUENCY_VALUES
;
5613 vlv_cck_write(dev_priv
, CCK_DISPLAY_CLOCK_CONTROL
, val
);
5615 if (wait_for((vlv_cck_read(dev_priv
, CCK_DISPLAY_CLOCK_CONTROL
) &
5616 DISPLAY_FREQUENCY_STATUS
) == (divider
<< DISPLAY_FREQUENCY_STATUS_SHIFT
),
5618 DRM_ERROR("timed out waiting for CDclk change\n");
5619 mutex_unlock(&dev_priv
->dpio_lock
);
5622 mutex_lock(&dev_priv
->dpio_lock
);
5623 /* adjust self-refresh exit latency value */
5624 val
= vlv_bunit_read(dev_priv
, BUNIT_REG_BISOC
);
5628 * For high bandwidth configs, we set a higher latency in the bunit
5629 * so that the core display fetch happens in time to avoid underruns.
5631 if (cdclk
== 400000)
5632 val
|= 4500 / 250; /* 4.5 usec */
5634 val
|= 3000 / 250; /* 3.0 usec */
5635 vlv_bunit_write(dev_priv
, BUNIT_REG_BISOC
, val
);
5636 mutex_unlock(&dev_priv
->dpio_lock
);
5638 vlv_update_cdclk(dev
);
5641 static void cherryview_set_cdclk(struct drm_device
*dev
, int cdclk
)
5643 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5646 WARN_ON(dev_priv
->display
.get_display_clock_speed(dev
)
5647 != dev_priv
->cdclk_freq
);
5656 MISSING_CASE(cdclk
);
5661 * Specs are full of misinformation, but testing on actual
5662 * hardware has shown that we just need to write the desired
5663 * CCK divider into the Punit register.
5665 cmd
= DIV_ROUND_CLOSEST(dev_priv
->hpll_freq
<< 1, cdclk
) - 1;
5667 mutex_lock(&dev_priv
->rps
.hw_lock
);
5668 val
= vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
);
5669 val
&= ~DSPFREQGUAR_MASK_CHV
;
5670 val
|= (cmd
<< DSPFREQGUAR_SHIFT_CHV
);
5671 vlv_punit_write(dev_priv
, PUNIT_REG_DSPFREQ
, val
);
5672 if (wait_for((vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
) &
5673 DSPFREQSTAT_MASK_CHV
) == (cmd
<< DSPFREQSTAT_SHIFT_CHV
),
5675 DRM_ERROR("timed out waiting for CDclk change\n");
5677 mutex_unlock(&dev_priv
->rps
.hw_lock
);
5679 vlv_update_cdclk(dev
);
5682 static int valleyview_calc_cdclk(struct drm_i915_private
*dev_priv
,
5685 int freq_320
= (dev_priv
->hpll_freq
<< 1) % 320000 != 0 ? 333333 : 320000;
5686 int limit
= IS_CHERRYVIEW(dev_priv
) ? 95 : 90;
5689 * Really only a few cases to deal with, as only 4 CDclks are supported:
5692 * 320/333MHz (depends on HPLL freq)
5694 * So we check to see whether we're above 90% (VLV) or 95% (CHV)
5695 * of the lower bin and adjust if needed.
5697 * We seem to get an unstable or solid color picture at 200MHz.
5698 * Not sure what's wrong. For now use 200MHz only when all pipes
5701 if (!IS_CHERRYVIEW(dev_priv
) &&
5702 max_pixclk
> freq_320
*limit
/100)
5704 else if (max_pixclk
> 266667*limit
/100)
5706 else if (max_pixclk
> 0)
5712 static int broxton_calc_cdclk(struct drm_i915_private
*dev_priv
,
5717 * - remove the guardband, it's not needed on BXT
5718 * - set 19.2MHz bypass frequency if there are no active pipes
5720 if (max_pixclk
> 576000*9/10)
5722 else if (max_pixclk
> 384000*9/10)
5724 else if (max_pixclk
> 288000*9/10)
5726 else if (max_pixclk
> 144000*9/10)
5732 /* compute the max pixel clock for new configuration */
5733 static int intel_mode_max_pixclk(struct drm_atomic_state
*state
)
5735 struct drm_device
*dev
= state
->dev
;
5736 struct intel_crtc
*intel_crtc
;
5737 struct intel_crtc_state
*crtc_state
;
5740 for_each_intel_crtc(dev
, intel_crtc
) {
5741 crtc_state
= intel_atomic_get_crtc_state(state
, intel_crtc
);
5742 if (IS_ERR(crtc_state
))
5743 return PTR_ERR(crtc_state
);
5745 if (!crtc_state
->base
.enable
)
5748 max_pixclk
= max(max_pixclk
,
5749 crtc_state
->base
.adjusted_mode
.crtc_clock
);
5755 static int valleyview_modeset_global_pipes(struct drm_atomic_state
*state
,
5756 unsigned *prepare_pipes
)
5758 struct drm_i915_private
*dev_priv
= to_i915(state
->dev
);
5759 struct intel_crtc
*intel_crtc
;
5760 int max_pixclk
= intel_mode_max_pixclk(state
);
5766 if (IS_VALLEYVIEW(dev_priv
))
5767 cdclk
= valleyview_calc_cdclk(dev_priv
, max_pixclk
);
5769 cdclk
= broxton_calc_cdclk(dev_priv
, max_pixclk
);
5771 if (cdclk
== dev_priv
->cdclk_freq
)
5774 /* disable/enable all currently active pipes while we change cdclk */
5775 for_each_intel_crtc(state
->dev
, intel_crtc
)
5776 if (intel_crtc
->base
.state
->enable
)
5777 *prepare_pipes
|= (1 << intel_crtc
->pipe
);
5782 static void vlv_program_pfi_credits(struct drm_i915_private
*dev_priv
)
5784 unsigned int credits
, default_credits
;
5786 if (IS_CHERRYVIEW(dev_priv
))
5787 default_credits
= PFI_CREDIT(12);
5789 default_credits
= PFI_CREDIT(8);
5791 if (DIV_ROUND_CLOSEST(dev_priv
->cdclk_freq
, 1000) >= dev_priv
->rps
.cz_freq
) {
5792 /* CHV suggested value is 31 or 63 */
5793 if (IS_CHERRYVIEW(dev_priv
))
5794 credits
= PFI_CREDIT_31
;
5796 credits
= PFI_CREDIT(15);
5798 credits
= default_credits
;
5802 * WA - write default credits before re-programming
5803 * FIXME: should we also set the resend bit here?
5805 I915_WRITE(GCI_CONTROL
, VGA_FAST_MODE_DISABLE
|
5808 I915_WRITE(GCI_CONTROL
, VGA_FAST_MODE_DISABLE
|
5809 credits
| PFI_CREDIT_RESEND
);
5812 * FIXME is this guaranteed to clear
5813 * immediately or should we poll for it?
5815 WARN_ON(I915_READ(GCI_CONTROL
) & PFI_CREDIT_RESEND
);
5818 static void valleyview_modeset_global_resources(struct drm_atomic_state
*state
)
5820 struct drm_device
*dev
= state
->dev
;
5821 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5822 int max_pixclk
= intel_mode_max_pixclk(state
);
5825 /* The only reason this can fail is if we fail to add the crtc_state
5826 * to the atomic state. But that can't happen since the call to
5827 * intel_mode_max_pixclk() in valleyview_modeset_global_pipes() (which
5828 * can't have failed otherwise the mode set would be aborted) added all
5829 * the states already. */
5830 if (WARN_ON(max_pixclk
< 0))
5833 req_cdclk
= valleyview_calc_cdclk(dev_priv
, max_pixclk
);
5835 if (req_cdclk
!= dev_priv
->cdclk_freq
) {
5837 * FIXME: We can end up here with all power domains off, yet
5838 * with a CDCLK frequency other than the minimum. To account
5839 * for this take the PIPE-A power domain, which covers the HW
5840 * blocks needed for the following programming. This can be
5841 * removed once it's guaranteed that we get here either with
5842 * the minimum CDCLK set, or the required power domains
5845 intel_display_power_get(dev_priv
, POWER_DOMAIN_PIPE_A
);
5847 if (IS_CHERRYVIEW(dev
))
5848 cherryview_set_cdclk(dev
, req_cdclk
);
5850 valleyview_set_cdclk(dev
, req_cdclk
);
5852 vlv_program_pfi_credits(dev_priv
);
5854 intel_display_power_put(dev_priv
, POWER_DOMAIN_PIPE_A
);
5858 static void valleyview_crtc_enable(struct drm_crtc
*crtc
)
5860 struct drm_device
*dev
= crtc
->dev
;
5861 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5862 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5863 struct intel_encoder
*encoder
;
5864 int pipe
= intel_crtc
->pipe
;
5867 WARN_ON(!crtc
->state
->enable
);
5869 if (intel_crtc
->active
)
5872 is_dsi
= intel_pipe_has_type(intel_crtc
, INTEL_OUTPUT_DSI
);
5875 if (IS_CHERRYVIEW(dev
))
5876 chv_prepare_pll(intel_crtc
, intel_crtc
->config
);
5878 vlv_prepare_pll(intel_crtc
, intel_crtc
->config
);
5881 if (intel_crtc
->config
->has_dp_encoder
)
5882 intel_dp_set_m_n(intel_crtc
, M1_N1
);
5884 intel_set_pipe_timings(intel_crtc
);
5886 if (IS_CHERRYVIEW(dev
) && pipe
== PIPE_B
) {
5887 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5889 I915_WRITE(CHV_BLEND(pipe
), CHV_BLEND_LEGACY
);
5890 I915_WRITE(CHV_CANVAS(pipe
), 0);
5893 i9xx_set_pipeconf(intel_crtc
);
5895 intel_crtc
->active
= true;
5897 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
5899 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5900 if (encoder
->pre_pll_enable
)
5901 encoder
->pre_pll_enable(encoder
);
5904 if (IS_CHERRYVIEW(dev
))
5905 chv_enable_pll(intel_crtc
, intel_crtc
->config
);
5907 vlv_enable_pll(intel_crtc
, intel_crtc
->config
);
5910 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5911 if (encoder
->pre_enable
)
5912 encoder
->pre_enable(encoder
);
5914 i9xx_pfit_enable(intel_crtc
);
5916 intel_crtc_load_lut(crtc
);
5918 intel_update_watermarks(crtc
);
5919 intel_enable_pipe(intel_crtc
);
5921 assert_vblank_disabled(crtc
);
5922 drm_crtc_vblank_on(crtc
);
5924 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5925 encoder
->enable(encoder
);
5928 static void i9xx_set_pll_dividers(struct intel_crtc
*crtc
)
5930 struct drm_device
*dev
= crtc
->base
.dev
;
5931 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5933 I915_WRITE(FP0(crtc
->pipe
), crtc
->config
->dpll_hw_state
.fp0
);
5934 I915_WRITE(FP1(crtc
->pipe
), crtc
->config
->dpll_hw_state
.fp1
);
5937 static void i9xx_crtc_enable(struct drm_crtc
*crtc
)
5939 struct drm_device
*dev
= crtc
->dev
;
5940 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5941 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5942 struct intel_encoder
*encoder
;
5943 int pipe
= intel_crtc
->pipe
;
5945 WARN_ON(!crtc
->state
->enable
);
5947 if (intel_crtc
->active
)
5950 i9xx_set_pll_dividers(intel_crtc
);
5952 if (intel_crtc
->config
->has_dp_encoder
)
5953 intel_dp_set_m_n(intel_crtc
, M1_N1
);
5955 intel_set_pipe_timings(intel_crtc
);
5957 i9xx_set_pipeconf(intel_crtc
);
5959 intel_crtc
->active
= true;
5962 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
5964 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5965 if (encoder
->pre_enable
)
5966 encoder
->pre_enable(encoder
);
5968 i9xx_enable_pll(intel_crtc
);
5970 i9xx_pfit_enable(intel_crtc
);
5972 intel_crtc_load_lut(crtc
);
5974 intel_update_watermarks(crtc
);
5975 intel_enable_pipe(intel_crtc
);
5977 assert_vblank_disabled(crtc
);
5978 drm_crtc_vblank_on(crtc
);
5980 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
5981 encoder
->enable(encoder
);
5984 static void i9xx_pfit_disable(struct intel_crtc
*crtc
)
5986 struct drm_device
*dev
= crtc
->base
.dev
;
5987 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5989 if (!crtc
->config
->gmch_pfit
.control
)
5992 assert_pipe_disabled(dev_priv
, crtc
->pipe
);
5994 DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n",
5995 I915_READ(PFIT_CONTROL
));
5996 I915_WRITE(PFIT_CONTROL
, 0);
5999 static void i9xx_crtc_disable(struct drm_crtc
*crtc
)
6001 struct drm_device
*dev
= crtc
->dev
;
6002 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6003 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6004 struct intel_encoder
*encoder
;
6005 int pipe
= intel_crtc
->pipe
;
6007 if (!intel_crtc
->active
)
6011 * On gen2 planes are double buffered but the pipe isn't, so we must
6012 * wait for planes to fully turn off before disabling the pipe.
6013 * We also need to wait on all gmch platforms because of the
6014 * self-refresh mode constraint explained above.
6016 intel_wait_for_vblank(dev
, pipe
);
6018 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
6019 encoder
->disable(encoder
);
6021 drm_crtc_vblank_off(crtc
);
6022 assert_vblank_disabled(crtc
);
6024 intel_disable_pipe(intel_crtc
);
6026 i9xx_pfit_disable(intel_crtc
);
6028 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
6029 if (encoder
->post_disable
)
6030 encoder
->post_disable(encoder
);
6032 if (!intel_pipe_has_type(intel_crtc
, INTEL_OUTPUT_DSI
)) {
6033 if (IS_CHERRYVIEW(dev
))
6034 chv_disable_pll(dev_priv
, pipe
);
6035 else if (IS_VALLEYVIEW(dev
))
6036 vlv_disable_pll(dev_priv
, pipe
);
6038 i9xx_disable_pll(intel_crtc
);
6042 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, false);
6044 intel_crtc
->active
= false;
6045 intel_update_watermarks(crtc
);
6047 mutex_lock(&dev
->struct_mutex
);
6048 intel_fbc_update(dev
);
6049 mutex_unlock(&dev
->struct_mutex
);
6052 static void i9xx_crtc_off(struct drm_crtc
*crtc
)
6056 /* Master function to enable/disable CRTC and corresponding power wells */
6057 void intel_crtc_control(struct drm_crtc
*crtc
, bool enable
)
6059 struct drm_device
*dev
= crtc
->dev
;
6060 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6061 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6062 enum intel_display_power_domain domain
;
6063 unsigned long domains
;
6066 if (!intel_crtc
->active
) {
6067 domains
= get_crtc_power_domains(crtc
);
6068 for_each_power_domain(domain
, domains
)
6069 intel_display_power_get(dev_priv
, domain
);
6070 intel_crtc
->enabled_power_domains
= domains
;
6072 dev_priv
->display
.crtc_enable(crtc
);
6073 intel_crtc_enable_planes(crtc
);
6076 if (intel_crtc
->active
) {
6077 intel_crtc_disable_planes(crtc
);
6078 dev_priv
->display
.crtc_disable(crtc
);
6080 domains
= intel_crtc
->enabled_power_domains
;
6081 for_each_power_domain(domain
, domains
)
6082 intel_display_power_put(dev_priv
, domain
);
6083 intel_crtc
->enabled_power_domains
= 0;
6089 * Sets the power management mode of the pipe and plane.
6091 void intel_crtc_update_dpms(struct drm_crtc
*crtc
)
6093 struct drm_device
*dev
= crtc
->dev
;
6094 struct intel_encoder
*intel_encoder
;
6095 bool enable
= false;
6097 for_each_encoder_on_crtc(dev
, crtc
, intel_encoder
)
6098 enable
|= intel_encoder
->connectors_active
;
6100 intel_crtc_control(crtc
, enable
);
6103 static void intel_crtc_disable(struct drm_crtc
*crtc
)
6105 struct drm_device
*dev
= crtc
->dev
;
6106 struct drm_connector
*connector
;
6107 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6109 /* crtc should still be enabled when we disable it. */
6110 WARN_ON(!crtc
->state
->enable
);
6112 intel_crtc_disable_planes(crtc
);
6113 dev_priv
->display
.crtc_disable(crtc
);
6114 dev_priv
->display
.off(crtc
);
6116 drm_plane_helper_disable(crtc
->primary
);
6118 /* Update computed state. */
6119 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
6120 if (!connector
->encoder
|| !connector
->encoder
->crtc
)
6123 if (connector
->encoder
->crtc
!= crtc
)
6126 connector
->dpms
= DRM_MODE_DPMS_OFF
;
6127 to_intel_encoder(connector
->encoder
)->connectors_active
= false;
6131 void intel_encoder_destroy(struct drm_encoder
*encoder
)
6133 struct intel_encoder
*intel_encoder
= to_intel_encoder(encoder
);
6135 drm_encoder_cleanup(encoder
);
6136 kfree(intel_encoder
);
6139 /* Simple dpms helper for encoders with just one connector, no cloning and only
6140 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
6141 * state of the entire output pipe. */
6142 static void intel_encoder_dpms(struct intel_encoder
*encoder
, int mode
)
6144 if (mode
== DRM_MODE_DPMS_ON
) {
6145 encoder
->connectors_active
= true;
6147 intel_crtc_update_dpms(encoder
->base
.crtc
);
6149 encoder
->connectors_active
= false;
6151 intel_crtc_update_dpms(encoder
->base
.crtc
);
6155 /* Cross check the actual hw state with our own modeset state tracking (and it's
6156 * internal consistency). */
6157 static void intel_connector_check_state(struct intel_connector
*connector
)
6159 if (connector
->get_hw_state(connector
)) {
6160 struct intel_encoder
*encoder
= connector
->encoder
;
6161 struct drm_crtc
*crtc
;
6162 bool encoder_enabled
;
6165 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
6166 connector
->base
.base
.id
,
6167 connector
->base
.name
);
6169 /* there is no real hw state for MST connectors */
6170 if (connector
->mst_port
)
6173 I915_STATE_WARN(connector
->base
.dpms
== DRM_MODE_DPMS_OFF
,
6174 "wrong connector dpms state\n");
6175 I915_STATE_WARN(connector
->base
.encoder
!= &encoder
->base
,
6176 "active connector not linked to encoder\n");
6179 I915_STATE_WARN(!encoder
->connectors_active
,
6180 "encoder->connectors_active not set\n");
6182 encoder_enabled
= encoder
->get_hw_state(encoder
, &pipe
);
6183 I915_STATE_WARN(!encoder_enabled
, "encoder not enabled\n");
6184 if (I915_STATE_WARN_ON(!encoder
->base
.crtc
))
6187 crtc
= encoder
->base
.crtc
;
6189 I915_STATE_WARN(!crtc
->state
->enable
,
6190 "crtc not enabled\n");
6191 I915_STATE_WARN(!to_intel_crtc(crtc
)->active
, "crtc not active\n");
6192 I915_STATE_WARN(pipe
!= to_intel_crtc(crtc
)->pipe
,
6193 "encoder active on the wrong pipe\n");
6198 int intel_connector_init(struct intel_connector
*connector
)
6200 struct drm_connector_state
*connector_state
;
6202 connector_state
= kzalloc(sizeof *connector_state
, GFP_KERNEL
);
6203 if (!connector_state
)
6206 connector
->base
.state
= connector_state
;
6210 struct intel_connector
*intel_connector_alloc(void)
6212 struct intel_connector
*connector
;
6214 connector
= kzalloc(sizeof *connector
, GFP_KERNEL
);
6218 if (intel_connector_init(connector
) < 0) {
6226 /* Even simpler default implementation, if there's really no special case to
6228 void intel_connector_dpms(struct drm_connector
*connector
, int mode
)
6230 /* All the simple cases only support two dpms states. */
6231 if (mode
!= DRM_MODE_DPMS_ON
)
6232 mode
= DRM_MODE_DPMS_OFF
;
6234 if (mode
== connector
->dpms
)
6237 connector
->dpms
= mode
;
6239 /* Only need to change hw state when actually enabled */
6240 if (connector
->encoder
)
6241 intel_encoder_dpms(to_intel_encoder(connector
->encoder
), mode
);
6243 intel_modeset_check_state(connector
->dev
);
6246 /* Simple connector->get_hw_state implementation for encoders that support only
6247 * one connector and no cloning and hence the encoder state determines the state
6248 * of the connector. */
6249 bool intel_connector_get_hw_state(struct intel_connector
*connector
)
6252 struct intel_encoder
*encoder
= connector
->encoder
;
6254 return encoder
->get_hw_state(encoder
, &pipe
);
6257 static int pipe_required_fdi_lanes(struct intel_crtc_state
*crtc_state
)
6259 if (crtc_state
->base
.enable
&& crtc_state
->has_pch_encoder
)
6260 return crtc_state
->fdi_lanes
;
6265 static int ironlake_check_fdi_lanes(struct drm_device
*dev
, enum pipe pipe
,
6266 struct intel_crtc_state
*pipe_config
)
6268 struct drm_atomic_state
*state
= pipe_config
->base
.state
;
6269 struct intel_crtc
*other_crtc
;
6270 struct intel_crtc_state
*other_crtc_state
;
6272 DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n",
6273 pipe_name(pipe
), pipe_config
->fdi_lanes
);
6274 if (pipe_config
->fdi_lanes
> 4) {
6275 DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n",
6276 pipe_name(pipe
), pipe_config
->fdi_lanes
);
6280 if (IS_HASWELL(dev
) || IS_BROADWELL(dev
)) {
6281 if (pipe_config
->fdi_lanes
> 2) {
6282 DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n",
6283 pipe_config
->fdi_lanes
);
6290 if (INTEL_INFO(dev
)->num_pipes
== 2)
6293 /* Ivybridge 3 pipe is really complicated */
6298 if (pipe_config
->fdi_lanes
<= 2)
6301 other_crtc
= to_intel_crtc(intel_get_crtc_for_pipe(dev
, PIPE_C
));
6303 intel_atomic_get_crtc_state(state
, other_crtc
);
6304 if (IS_ERR(other_crtc_state
))
6305 return PTR_ERR(other_crtc_state
);
6307 if (pipe_required_fdi_lanes(other_crtc_state
) > 0) {
6308 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
6309 pipe_name(pipe
), pipe_config
->fdi_lanes
);
6314 if (pipe_config
->fdi_lanes
> 2) {
6315 DRM_DEBUG_KMS("only 2 lanes on pipe %c: required %i lanes\n",
6316 pipe_name(pipe
), pipe_config
->fdi_lanes
);
6320 other_crtc
= to_intel_crtc(intel_get_crtc_for_pipe(dev
, PIPE_B
));
6322 intel_atomic_get_crtc_state(state
, other_crtc
);
6323 if (IS_ERR(other_crtc_state
))
6324 return PTR_ERR(other_crtc_state
);
6326 if (pipe_required_fdi_lanes(other_crtc_state
) > 2) {
6327 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
6337 static int ironlake_fdi_compute_config(struct intel_crtc
*intel_crtc
,
6338 struct intel_crtc_state
*pipe_config
)
6340 struct drm_device
*dev
= intel_crtc
->base
.dev
;
6341 struct drm_display_mode
*adjusted_mode
= &pipe_config
->base
.adjusted_mode
;
6342 int lane
, link_bw
, fdi_dotclock
, ret
;
6343 bool needs_recompute
= false;
6346 /* FDI is a binary signal running at ~2.7GHz, encoding
6347 * each output octet as 10 bits. The actual frequency
6348 * is stored as a divider into a 100MHz clock, and the
6349 * mode pixel clock is stored in units of 1KHz.
6350 * Hence the bw of each lane in terms of the mode signal
6353 link_bw
= intel_fdi_link_freq(dev
) * MHz(100)/KHz(1)/10;
6355 fdi_dotclock
= adjusted_mode
->crtc_clock
;
6357 lane
= ironlake_get_lanes_required(fdi_dotclock
, link_bw
,
6358 pipe_config
->pipe_bpp
);
6360 pipe_config
->fdi_lanes
= lane
;
6362 intel_link_compute_m_n(pipe_config
->pipe_bpp
, lane
, fdi_dotclock
,
6363 link_bw
, &pipe_config
->fdi_m_n
);
6365 ret
= ironlake_check_fdi_lanes(intel_crtc
->base
.dev
,
6366 intel_crtc
->pipe
, pipe_config
);
6367 if (ret
== -EINVAL
&& pipe_config
->pipe_bpp
> 6*3) {
6368 pipe_config
->pipe_bpp
-= 2*3;
6369 DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n",
6370 pipe_config
->pipe_bpp
);
6371 needs_recompute
= true;
6372 pipe_config
->bw_constrained
= true;
6377 if (needs_recompute
)
6383 static void hsw_compute_ips_config(struct intel_crtc
*crtc
,
6384 struct intel_crtc_state
*pipe_config
)
6386 pipe_config
->ips_enabled
= i915
.enable_ips
&&
6387 hsw_crtc_supports_ips(crtc
) &&
6388 pipe_config
->pipe_bpp
<= 24;
6391 static int intel_crtc_compute_config(struct intel_crtc
*crtc
,
6392 struct intel_crtc_state
*pipe_config
)
6394 struct drm_device
*dev
= crtc
->base
.dev
;
6395 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6396 struct drm_display_mode
*adjusted_mode
= &pipe_config
->base
.adjusted_mode
;
6399 /* FIXME should check pixel clock limits on all platforms */
6400 if (INTEL_INFO(dev
)->gen
< 4) {
6402 dev_priv
->display
.get_display_clock_speed(dev
);
6405 * Enable pixel doubling when the dot clock
6406 * is > 90% of the (display) core speed.
6408 * GDG double wide on either pipe,
6409 * otherwise pipe A only.
6411 if ((crtc
->pipe
== PIPE_A
|| IS_I915G(dev
)) &&
6412 adjusted_mode
->crtc_clock
> clock_limit
* 9 / 10) {
6414 pipe_config
->double_wide
= true;
6417 if (adjusted_mode
->crtc_clock
> clock_limit
* 9 / 10)
6422 * Pipe horizontal size must be even in:
6424 * - LVDS dual channel mode
6425 * - Double wide pipe
6427 if ((intel_pipe_will_have_type(pipe_config
, INTEL_OUTPUT_LVDS
) &&
6428 intel_is_dual_link_lvds(dev
)) || pipe_config
->double_wide
)
6429 pipe_config
->pipe_src_w
&= ~1;
6431 /* Cantiga+ cannot handle modes with a hsync front porch of 0.
6432 * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
6434 if ((INTEL_INFO(dev
)->gen
> 4 || IS_G4X(dev
)) &&
6435 adjusted_mode
->hsync_start
== adjusted_mode
->hdisplay
)
6439 hsw_compute_ips_config(crtc
, pipe_config
);
6441 if (pipe_config
->has_pch_encoder
)
6442 return ironlake_fdi_compute_config(crtc
, pipe_config
);
6444 /* FIXME: remove below call once atomic mode set is place and all crtc
6445 * related checks called from atomic_crtc_check function */
6447 DRM_DEBUG_KMS("intel_crtc = %p drm_state (pipe_config->base.state) = %p\n",
6448 crtc
, pipe_config
->base
.state
);
6449 ret
= intel_atomic_setup_scalers(dev
, crtc
, pipe_config
);
6454 static int skylake_get_display_clock_speed(struct drm_device
*dev
)
6456 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6457 uint32_t lcpll1
= I915_READ(LCPLL1_CTL
);
6458 uint32_t cdctl
= I915_READ(CDCLK_CTL
);
6461 if (!(lcpll1
& LCPLL_PLL_ENABLE
)) {
6462 WARN(1, "LCPLL1 not enabled\n");
6463 return 24000; /* 24MHz is the cd freq with NSSC ref */
6466 if ((cdctl
& CDCLK_FREQ_SEL_MASK
) == CDCLK_FREQ_540
)
6469 linkrate
= (I915_READ(DPLL_CTRL1
) &
6470 DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0
)) >> 1;
6472 if (linkrate
== DPLL_CTRL1_LINK_RATE_2160
||
6473 linkrate
== DPLL_CTRL1_LINK_RATE_1080
) {
6475 switch (cdctl
& CDCLK_FREQ_SEL_MASK
) {
6476 case CDCLK_FREQ_450_432
:
6478 case CDCLK_FREQ_337_308
:
6480 case CDCLK_FREQ_675_617
:
6483 WARN(1, "Unknown cd freq selection\n");
6487 switch (cdctl
& CDCLK_FREQ_SEL_MASK
) {
6488 case CDCLK_FREQ_450_432
:
6490 case CDCLK_FREQ_337_308
:
6492 case CDCLK_FREQ_675_617
:
6495 WARN(1, "Unknown cd freq selection\n");
6499 /* error case, do as if DPLL0 isn't enabled */
6503 static int broadwell_get_display_clock_speed(struct drm_device
*dev
)
6505 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6506 uint32_t lcpll
= I915_READ(LCPLL_CTL
);
6507 uint32_t freq
= lcpll
& LCPLL_CLK_FREQ_MASK
;
6509 if (lcpll
& LCPLL_CD_SOURCE_FCLK
)
6511 else if (I915_READ(FUSE_STRAP
) & HSW_CDCLK_LIMIT
)
6513 else if (freq
== LCPLL_CLK_FREQ_450
)
6515 else if (freq
== LCPLL_CLK_FREQ_54O_BDW
)
6517 else if (freq
== LCPLL_CLK_FREQ_337_5_BDW
)
6523 static int haswell_get_display_clock_speed(struct drm_device
*dev
)
6525 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6526 uint32_t lcpll
= I915_READ(LCPLL_CTL
);
6527 uint32_t freq
= lcpll
& LCPLL_CLK_FREQ_MASK
;
6529 if (lcpll
& LCPLL_CD_SOURCE_FCLK
)
6531 else if (I915_READ(FUSE_STRAP
) & HSW_CDCLK_LIMIT
)
6533 else if (freq
== LCPLL_CLK_FREQ_450
)
6535 else if (IS_HSW_ULT(dev
))
6541 static int valleyview_get_display_clock_speed(struct drm_device
*dev
)
6543 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6547 if (dev_priv
->hpll_freq
== 0)
6548 dev_priv
->hpll_freq
= valleyview_get_vco(dev_priv
);
6550 mutex_lock(&dev_priv
->dpio_lock
);
6551 val
= vlv_cck_read(dev_priv
, CCK_DISPLAY_CLOCK_CONTROL
);
6552 mutex_unlock(&dev_priv
->dpio_lock
);
6554 divider
= val
& DISPLAY_FREQUENCY_VALUES
;
6556 WARN((val
& DISPLAY_FREQUENCY_STATUS
) !=
6557 (divider
<< DISPLAY_FREQUENCY_STATUS_SHIFT
),
6558 "cdclk change in progress\n");
6560 return DIV_ROUND_CLOSEST(dev_priv
->hpll_freq
<< 1, divider
+ 1);
6563 static int ilk_get_display_clock_speed(struct drm_device
*dev
)
6568 static int i945_get_display_clock_speed(struct drm_device
*dev
)
6573 static int i915_get_display_clock_speed(struct drm_device
*dev
)
6578 static int i9xx_misc_get_display_clock_speed(struct drm_device
*dev
)
6583 static int pnv_get_display_clock_speed(struct drm_device
*dev
)
6587 pci_read_config_word(dev
->pdev
, GCFGC
, &gcfgc
);
6589 switch (gcfgc
& GC_DISPLAY_CLOCK_MASK
) {
6590 case GC_DISPLAY_CLOCK_267_MHZ_PNV
:
6592 case GC_DISPLAY_CLOCK_333_MHZ_PNV
:
6594 case GC_DISPLAY_CLOCK_444_MHZ_PNV
:
6596 case GC_DISPLAY_CLOCK_200_MHZ_PNV
:
6599 DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc
);
6600 case GC_DISPLAY_CLOCK_133_MHZ_PNV
:
6602 case GC_DISPLAY_CLOCK_167_MHZ_PNV
:
6607 static int i915gm_get_display_clock_speed(struct drm_device
*dev
)
6611 pci_read_config_word(dev
->pdev
, GCFGC
, &gcfgc
);
6613 if (gcfgc
& GC_LOW_FREQUENCY_ENABLE
)
6616 switch (gcfgc
& GC_DISPLAY_CLOCK_MASK
) {
6617 case GC_DISPLAY_CLOCK_333_MHZ
:
6620 case GC_DISPLAY_CLOCK_190_200_MHZ
:
6626 static int i865_get_display_clock_speed(struct drm_device
*dev
)
6631 static int i855_get_display_clock_speed(struct drm_device
*dev
)
6634 /* Assume that the hardware is in the high speed state. This
6635 * should be the default.
6637 switch (hpllcc
& GC_CLOCK_CONTROL_MASK
) {
6638 case GC_CLOCK_133_200
:
6639 case GC_CLOCK_100_200
:
6641 case GC_CLOCK_166_250
:
6643 case GC_CLOCK_100_133
:
6647 /* Shouldn't happen */
6651 static int i830_get_display_clock_speed(struct drm_device
*dev
)
6657 intel_reduce_m_n_ratio(uint32_t *num
, uint32_t *den
)
6659 while (*num
> DATA_LINK_M_N_MASK
||
6660 *den
> DATA_LINK_M_N_MASK
) {
6666 static void compute_m_n(unsigned int m
, unsigned int n
,
6667 uint32_t *ret_m
, uint32_t *ret_n
)
6669 *ret_n
= min_t(unsigned int, roundup_pow_of_two(n
), DATA_LINK_N_MAX
);
6670 *ret_m
= div_u64((uint64_t) m
* *ret_n
, n
);
6671 intel_reduce_m_n_ratio(ret_m
, ret_n
);
6675 intel_link_compute_m_n(int bits_per_pixel
, int nlanes
,
6676 int pixel_clock
, int link_clock
,
6677 struct intel_link_m_n
*m_n
)
6681 compute_m_n(bits_per_pixel
* pixel_clock
,
6682 link_clock
* nlanes
* 8,
6683 &m_n
->gmch_m
, &m_n
->gmch_n
);
6685 compute_m_n(pixel_clock
, link_clock
,
6686 &m_n
->link_m
, &m_n
->link_n
);
6689 static inline bool intel_panel_use_ssc(struct drm_i915_private
*dev_priv
)
6691 if (i915
.panel_use_ssc
>= 0)
6692 return i915
.panel_use_ssc
!= 0;
6693 return dev_priv
->vbt
.lvds_use_ssc
6694 && !(dev_priv
->quirks
& QUIRK_LVDS_SSC_DISABLE
);
6697 static int i9xx_get_refclk(const struct intel_crtc_state
*crtc_state
,
6700 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
6701 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6704 WARN_ON(!crtc_state
->base
.state
);
6706 if (IS_VALLEYVIEW(dev
) || IS_BROXTON(dev
)) {
6708 } else if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
6709 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2) {
6710 refclk
= dev_priv
->vbt
.lvds_ssc_freq
;
6711 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk
);
6712 } else if (!IS_GEN2(dev
)) {
6721 static uint32_t pnv_dpll_compute_fp(struct dpll
*dpll
)
6723 return (1 << dpll
->n
) << 16 | dpll
->m2
;
6726 static uint32_t i9xx_dpll_compute_fp(struct dpll
*dpll
)
6728 return dpll
->n
<< 16 | dpll
->m1
<< 8 | dpll
->m2
;
6731 static void i9xx_update_pll_dividers(struct intel_crtc
*crtc
,
6732 struct intel_crtc_state
*crtc_state
,
6733 intel_clock_t
*reduced_clock
)
6735 struct drm_device
*dev
= crtc
->base
.dev
;
6738 if (IS_PINEVIEW(dev
)) {
6739 fp
= pnv_dpll_compute_fp(&crtc_state
->dpll
);
6741 fp2
= pnv_dpll_compute_fp(reduced_clock
);
6743 fp
= i9xx_dpll_compute_fp(&crtc_state
->dpll
);
6745 fp2
= i9xx_dpll_compute_fp(reduced_clock
);
6748 crtc_state
->dpll_hw_state
.fp0
= fp
;
6750 crtc
->lowfreq_avail
= false;
6751 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
6753 crtc_state
->dpll_hw_state
.fp1
= fp2
;
6754 crtc
->lowfreq_avail
= true;
6756 crtc_state
->dpll_hw_state
.fp1
= fp
;
6760 static void vlv_pllb_recal_opamp(struct drm_i915_private
*dev_priv
, enum pipe
6766 * PLLB opamp always calibrates to max value of 0x3f, force enable it
6767 * and set it to a reasonable value instead.
6769 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW9(1));
6770 reg_val
&= 0xffffff00;
6771 reg_val
|= 0x00000030;
6772 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW9(1), reg_val
);
6774 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_REF_DW13
);
6775 reg_val
&= 0x8cffffff;
6776 reg_val
= 0x8c000000;
6777 vlv_dpio_write(dev_priv
, pipe
, VLV_REF_DW13
, reg_val
);
6779 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW9(1));
6780 reg_val
&= 0xffffff00;
6781 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW9(1), reg_val
);
6783 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_REF_DW13
);
6784 reg_val
&= 0x00ffffff;
6785 reg_val
|= 0xb0000000;
6786 vlv_dpio_write(dev_priv
, pipe
, VLV_REF_DW13
, reg_val
);
6789 static void intel_pch_transcoder_set_m_n(struct intel_crtc
*crtc
,
6790 struct intel_link_m_n
*m_n
)
6792 struct drm_device
*dev
= crtc
->base
.dev
;
6793 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6794 int pipe
= crtc
->pipe
;
6796 I915_WRITE(PCH_TRANS_DATA_M1(pipe
), TU_SIZE(m_n
->tu
) | m_n
->gmch_m
);
6797 I915_WRITE(PCH_TRANS_DATA_N1(pipe
), m_n
->gmch_n
);
6798 I915_WRITE(PCH_TRANS_LINK_M1(pipe
), m_n
->link_m
);
6799 I915_WRITE(PCH_TRANS_LINK_N1(pipe
), m_n
->link_n
);
6802 static void intel_cpu_transcoder_set_m_n(struct intel_crtc
*crtc
,
6803 struct intel_link_m_n
*m_n
,
6804 struct intel_link_m_n
*m2_n2
)
6806 struct drm_device
*dev
= crtc
->base
.dev
;
6807 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6808 int pipe
= crtc
->pipe
;
6809 enum transcoder transcoder
= crtc
->config
->cpu_transcoder
;
6811 if (INTEL_INFO(dev
)->gen
>= 5) {
6812 I915_WRITE(PIPE_DATA_M1(transcoder
), TU_SIZE(m_n
->tu
) | m_n
->gmch_m
);
6813 I915_WRITE(PIPE_DATA_N1(transcoder
), m_n
->gmch_n
);
6814 I915_WRITE(PIPE_LINK_M1(transcoder
), m_n
->link_m
);
6815 I915_WRITE(PIPE_LINK_N1(transcoder
), m_n
->link_n
);
6816 /* M2_N2 registers to be set only for gen < 8 (M2_N2 available
6817 * for gen < 8) and if DRRS is supported (to make sure the
6818 * registers are not unnecessarily accessed).
6820 if (m2_n2
&& (IS_CHERRYVIEW(dev
) || INTEL_INFO(dev
)->gen
< 8) &&
6821 crtc
->config
->has_drrs
) {
6822 I915_WRITE(PIPE_DATA_M2(transcoder
),
6823 TU_SIZE(m2_n2
->tu
) | m2_n2
->gmch_m
);
6824 I915_WRITE(PIPE_DATA_N2(transcoder
), m2_n2
->gmch_n
);
6825 I915_WRITE(PIPE_LINK_M2(transcoder
), m2_n2
->link_m
);
6826 I915_WRITE(PIPE_LINK_N2(transcoder
), m2_n2
->link_n
);
6829 I915_WRITE(PIPE_DATA_M_G4X(pipe
), TU_SIZE(m_n
->tu
) | m_n
->gmch_m
);
6830 I915_WRITE(PIPE_DATA_N_G4X(pipe
), m_n
->gmch_n
);
6831 I915_WRITE(PIPE_LINK_M_G4X(pipe
), m_n
->link_m
);
6832 I915_WRITE(PIPE_LINK_N_G4X(pipe
), m_n
->link_n
);
6836 void intel_dp_set_m_n(struct intel_crtc
*crtc
, enum link_m_n_set m_n
)
6838 struct intel_link_m_n
*dp_m_n
, *dp_m2_n2
= NULL
;
6841 dp_m_n
= &crtc
->config
->dp_m_n
;
6842 dp_m2_n2
= &crtc
->config
->dp_m2_n2
;
6843 } else if (m_n
== M2_N2
) {
6846 * M2_N2 registers are not supported. Hence m2_n2 divider value
6847 * needs to be programmed into M1_N1.
6849 dp_m_n
= &crtc
->config
->dp_m2_n2
;
6851 DRM_ERROR("Unsupported divider value\n");
6855 if (crtc
->config
->has_pch_encoder
)
6856 intel_pch_transcoder_set_m_n(crtc
, &crtc
->config
->dp_m_n
);
6858 intel_cpu_transcoder_set_m_n(crtc
, dp_m_n
, dp_m2_n2
);
6861 static void vlv_update_pll(struct intel_crtc
*crtc
,
6862 struct intel_crtc_state
*pipe_config
)
6867 * Enable DPIO clock input. We should never disable the reference
6868 * clock for pipe B, since VGA hotplug / manual detection depends
6871 dpll
= DPLL_EXT_BUFFER_ENABLE_VLV
| DPLL_REFA_CLK_ENABLE_VLV
|
6872 DPLL_VGA_MODE_DIS
| DPLL_INTEGRATED_CLOCK_VLV
;
6873 /* We should never disable this, set it here for state tracking */
6874 if (crtc
->pipe
== PIPE_B
)
6875 dpll
|= DPLL_INTEGRATED_CRI_CLK_VLV
;
6876 dpll
|= DPLL_VCO_ENABLE
;
6877 pipe_config
->dpll_hw_state
.dpll
= dpll
;
6879 dpll_md
= (pipe_config
->pixel_multiplier
- 1)
6880 << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
6881 pipe_config
->dpll_hw_state
.dpll_md
= dpll_md
;
6884 static void vlv_prepare_pll(struct intel_crtc
*crtc
,
6885 const struct intel_crtc_state
*pipe_config
)
6887 struct drm_device
*dev
= crtc
->base
.dev
;
6888 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6889 int pipe
= crtc
->pipe
;
6891 u32 bestn
, bestm1
, bestm2
, bestp1
, bestp2
;
6892 u32 coreclk
, reg_val
;
6894 mutex_lock(&dev_priv
->dpio_lock
);
6896 bestn
= pipe_config
->dpll
.n
;
6897 bestm1
= pipe_config
->dpll
.m1
;
6898 bestm2
= pipe_config
->dpll
.m2
;
6899 bestp1
= pipe_config
->dpll
.p1
;
6900 bestp2
= pipe_config
->dpll
.p2
;
6902 /* See eDP HDMI DPIO driver vbios notes doc */
6904 /* PLL B needs special handling */
6906 vlv_pllb_recal_opamp(dev_priv
, pipe
);
6908 /* Set up Tx target for periodic Rcomp update */
6909 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW9_BCAST
, 0x0100000f);
6911 /* Disable target IRef on PLL */
6912 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW8(pipe
));
6913 reg_val
&= 0x00ffffff;
6914 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW8(pipe
), reg_val
);
6916 /* Disable fast lock */
6917 vlv_dpio_write(dev_priv
, pipe
, VLV_CMN_DW0
, 0x610);
6919 /* Set idtafcrecal before PLL is enabled */
6920 mdiv
= ((bestm1
<< DPIO_M1DIV_SHIFT
) | (bestm2
& DPIO_M2DIV_MASK
));
6921 mdiv
|= ((bestp1
<< DPIO_P1_SHIFT
) | (bestp2
<< DPIO_P2_SHIFT
));
6922 mdiv
|= ((bestn
<< DPIO_N_SHIFT
));
6923 mdiv
|= (1 << DPIO_K_SHIFT
);
6926 * Post divider depends on pixel clock rate, DAC vs digital (and LVDS,
6927 * but we don't support that).
6928 * Note: don't use the DAC post divider as it seems unstable.
6930 mdiv
|= (DPIO_POST_DIV_HDMIDP
<< DPIO_POST_DIV_SHIFT
);
6931 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW3(pipe
), mdiv
);
6933 mdiv
|= DPIO_ENABLE_CALIBRATION
;
6934 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW3(pipe
), mdiv
);
6936 /* Set HBR and RBR LPF coefficients */
6937 if (pipe_config
->port_clock
== 162000 ||
6938 intel_pipe_has_type(crtc
, INTEL_OUTPUT_ANALOG
) ||
6939 intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
))
6940 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW10(pipe
),
6943 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW10(pipe
),
6946 if (pipe_config
->has_dp_encoder
) {
6947 /* Use SSC source */
6949 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW5(pipe
),
6952 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW5(pipe
),
6954 } else { /* HDMI or VGA */
6955 /* Use bend source */
6957 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW5(pipe
),
6960 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW5(pipe
),
6964 coreclk
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW7(pipe
));
6965 coreclk
= (coreclk
& 0x0000ff00) | 0x01c00000;
6966 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
) ||
6967 intel_pipe_has_type(crtc
, INTEL_OUTPUT_EDP
))
6968 coreclk
|= 0x01000000;
6969 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW7(pipe
), coreclk
);
6971 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW11(pipe
), 0x87871000);
6972 mutex_unlock(&dev_priv
->dpio_lock
);
6975 static void chv_update_pll(struct intel_crtc
*crtc
,
6976 struct intel_crtc_state
*pipe_config
)
6978 pipe_config
->dpll_hw_state
.dpll
= DPLL_SSC_REF_CLOCK_CHV
|
6979 DPLL_REFA_CLK_ENABLE_VLV
| DPLL_VGA_MODE_DIS
|
6981 if (crtc
->pipe
!= PIPE_A
)
6982 pipe_config
->dpll_hw_state
.dpll
|= DPLL_INTEGRATED_CRI_CLK_VLV
;
6984 pipe_config
->dpll_hw_state
.dpll_md
=
6985 (pipe_config
->pixel_multiplier
- 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
6988 static void chv_prepare_pll(struct intel_crtc
*crtc
,
6989 const struct intel_crtc_state
*pipe_config
)
6991 struct drm_device
*dev
= crtc
->base
.dev
;
6992 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6993 int pipe
= crtc
->pipe
;
6994 int dpll_reg
= DPLL(crtc
->pipe
);
6995 enum dpio_channel port
= vlv_pipe_to_channel(pipe
);
6996 u32 loopfilter
, tribuf_calcntr
;
6997 u32 bestn
, bestm1
, bestm2
, bestp1
, bestp2
, bestm2_frac
;
7001 bestn
= pipe_config
->dpll
.n
;
7002 bestm2_frac
= pipe_config
->dpll
.m2
& 0x3fffff;
7003 bestm1
= pipe_config
->dpll
.m1
;
7004 bestm2
= pipe_config
->dpll
.m2
>> 22;
7005 bestp1
= pipe_config
->dpll
.p1
;
7006 bestp2
= pipe_config
->dpll
.p2
;
7007 vco
= pipe_config
->dpll
.vco
;
7012 * Enable Refclk and SSC
7014 I915_WRITE(dpll_reg
,
7015 pipe_config
->dpll_hw_state
.dpll
& ~DPLL_VCO_ENABLE
);
7017 mutex_lock(&dev_priv
->dpio_lock
);
7019 /* p1 and p2 divider */
7020 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW13(port
),
7021 5 << DPIO_CHV_S1_DIV_SHIFT
|
7022 bestp1
<< DPIO_CHV_P1_DIV_SHIFT
|
7023 bestp2
<< DPIO_CHV_P2_DIV_SHIFT
|
7024 1 << DPIO_CHV_K_DIV_SHIFT
);
7026 /* Feedback post-divider - m2 */
7027 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW0(port
), bestm2
);
7029 /* Feedback refclk divider - n and m1 */
7030 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW1(port
),
7031 DPIO_CHV_M1_DIV_BY_2
|
7032 1 << DPIO_CHV_N_DIV_SHIFT
);
7034 /* M2 fraction division */
7036 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW2(port
), bestm2_frac
);
7038 /* M2 fraction division enable */
7039 dpio_val
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW3(port
));
7040 dpio_val
&= ~(DPIO_CHV_FEEDFWD_GAIN_MASK
| DPIO_CHV_FRAC_DIV_EN
);
7041 dpio_val
|= (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT
);
7043 dpio_val
|= DPIO_CHV_FRAC_DIV_EN
;
7044 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW3(port
), dpio_val
);
7046 /* Program digital lock detect threshold */
7047 dpio_val
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW9(port
));
7048 dpio_val
&= ~(DPIO_CHV_INT_LOCK_THRESHOLD_MASK
|
7049 DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE
);
7050 dpio_val
|= (0x5 << DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT
);
7052 dpio_val
|= DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE
;
7053 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW9(port
), dpio_val
);
7056 if (vco
== 5400000) {
7057 loopfilter
|= (0x3 << DPIO_CHV_PROP_COEFF_SHIFT
);
7058 loopfilter
|= (0x8 << DPIO_CHV_INT_COEFF_SHIFT
);
7059 loopfilter
|= (0x1 << DPIO_CHV_GAIN_CTRL_SHIFT
);
7060 tribuf_calcntr
= 0x9;
7061 } else if (vco
<= 6200000) {
7062 loopfilter
|= (0x5 << DPIO_CHV_PROP_COEFF_SHIFT
);
7063 loopfilter
|= (0xB << DPIO_CHV_INT_COEFF_SHIFT
);
7064 loopfilter
|= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT
);
7065 tribuf_calcntr
= 0x9;
7066 } else if (vco
<= 6480000) {
7067 loopfilter
|= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT
);
7068 loopfilter
|= (0x9 << DPIO_CHV_INT_COEFF_SHIFT
);
7069 loopfilter
|= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT
);
7070 tribuf_calcntr
= 0x8;
7072 /* Not supported. Apply the same limits as in the max case */
7073 loopfilter
|= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT
);
7074 loopfilter
|= (0x9 << DPIO_CHV_INT_COEFF_SHIFT
);
7075 loopfilter
|= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT
);
7078 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW6(port
), loopfilter
);
7080 dpio_val
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW8(port
));
7081 dpio_val
&= ~DPIO_CHV_TDC_TARGET_CNT_MASK
;
7082 dpio_val
|= (tribuf_calcntr
<< DPIO_CHV_TDC_TARGET_CNT_SHIFT
);
7083 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW8(port
), dpio_val
);
7086 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW14(port
),
7087 vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW14(port
)) |
7090 mutex_unlock(&dev_priv
->dpio_lock
);
7094 * vlv_force_pll_on - forcibly enable just the PLL
7095 * @dev_priv: i915 private structure
7096 * @pipe: pipe PLL to enable
7097 * @dpll: PLL configuration
7099 * Enable the PLL for @pipe using the supplied @dpll config. To be used
7100 * in cases where we need the PLL enabled even when @pipe is not going to
7103 void vlv_force_pll_on(struct drm_device
*dev
, enum pipe pipe
,
7104 const struct dpll
*dpll
)
7106 struct intel_crtc
*crtc
=
7107 to_intel_crtc(intel_get_crtc_for_pipe(dev
, pipe
));
7108 struct intel_crtc_state pipe_config
= {
7109 .base
.crtc
= &crtc
->base
,
7110 .pixel_multiplier
= 1,
7114 if (IS_CHERRYVIEW(dev
)) {
7115 chv_update_pll(crtc
, &pipe_config
);
7116 chv_prepare_pll(crtc
, &pipe_config
);
7117 chv_enable_pll(crtc
, &pipe_config
);
7119 vlv_update_pll(crtc
, &pipe_config
);
7120 vlv_prepare_pll(crtc
, &pipe_config
);
7121 vlv_enable_pll(crtc
, &pipe_config
);
7126 * vlv_force_pll_off - forcibly disable just the PLL
7127 * @dev_priv: i915 private structure
7128 * @pipe: pipe PLL to disable
7130 * Disable the PLL for @pipe. To be used in cases where we need
7131 * the PLL enabled even when @pipe is not going to be enabled.
7133 void vlv_force_pll_off(struct drm_device
*dev
, enum pipe pipe
)
7135 if (IS_CHERRYVIEW(dev
))
7136 chv_disable_pll(to_i915(dev
), pipe
);
7138 vlv_disable_pll(to_i915(dev
), pipe
);
7141 static void i9xx_update_pll(struct intel_crtc
*crtc
,
7142 struct intel_crtc_state
*crtc_state
,
7143 intel_clock_t
*reduced_clock
,
7146 struct drm_device
*dev
= crtc
->base
.dev
;
7147 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7150 struct dpll
*clock
= &crtc_state
->dpll
;
7152 i9xx_update_pll_dividers(crtc
, crtc_state
, reduced_clock
);
7154 is_sdvo
= intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_SDVO
) ||
7155 intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_HDMI
);
7157 dpll
= DPLL_VGA_MODE_DIS
;
7159 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
))
7160 dpll
|= DPLLB_MODE_LVDS
;
7162 dpll
|= DPLLB_MODE_DAC_SERIAL
;
7164 if (IS_I945G(dev
) || IS_I945GM(dev
) || IS_G33(dev
)) {
7165 dpll
|= (crtc_state
->pixel_multiplier
- 1)
7166 << SDVO_MULTIPLIER_SHIFT_HIRES
;
7170 dpll
|= DPLL_SDVO_HIGH_SPEED
;
7172 if (crtc_state
->has_dp_encoder
)
7173 dpll
|= DPLL_SDVO_HIGH_SPEED
;
7175 /* compute bitmask from p1 value */
7176 if (IS_PINEVIEW(dev
))
7177 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW
;
7179 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
7180 if (IS_G4X(dev
) && reduced_clock
)
7181 dpll
|= (1 << (reduced_clock
->p1
- 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT
;
7183 switch (clock
->p2
) {
7185 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
;
7188 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_7
;
7191 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10
;
7194 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_14
;
7197 if (INTEL_INFO(dev
)->gen
>= 4)
7198 dpll
|= (6 << PLL_LOAD_PULSE_PHASE_SHIFT
);
7200 if (crtc_state
->sdvo_tv_clock
)
7201 dpll
|= PLL_REF_INPUT_TVCLKINBC
;
7202 else if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
7203 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
7204 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
7206 dpll
|= PLL_REF_INPUT_DREFCLK
;
7208 dpll
|= DPLL_VCO_ENABLE
;
7209 crtc_state
->dpll_hw_state
.dpll
= dpll
;
7211 if (INTEL_INFO(dev
)->gen
>= 4) {
7212 u32 dpll_md
= (crtc_state
->pixel_multiplier
- 1)
7213 << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
7214 crtc_state
->dpll_hw_state
.dpll_md
= dpll_md
;
7218 static void i8xx_update_pll(struct intel_crtc
*crtc
,
7219 struct intel_crtc_state
*crtc_state
,
7220 intel_clock_t
*reduced_clock
,
7223 struct drm_device
*dev
= crtc
->base
.dev
;
7224 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7226 struct dpll
*clock
= &crtc_state
->dpll
;
7228 i9xx_update_pll_dividers(crtc
, crtc_state
, reduced_clock
);
7230 dpll
= DPLL_VGA_MODE_DIS
;
7232 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
7233 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
7236 dpll
|= PLL_P1_DIVIDE_BY_TWO
;
7238 dpll
|= (clock
->p1
- 2) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
7240 dpll
|= PLL_P2_DIVIDE_BY_4
;
7243 if (!IS_I830(dev
) && intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_DVO
))
7244 dpll
|= DPLL_DVO_2X_MODE
;
7246 if (intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
7247 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
7248 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
7250 dpll
|= PLL_REF_INPUT_DREFCLK
;
7252 dpll
|= DPLL_VCO_ENABLE
;
7253 crtc_state
->dpll_hw_state
.dpll
= dpll
;
7256 static void intel_set_pipe_timings(struct intel_crtc
*intel_crtc
)
7258 struct drm_device
*dev
= intel_crtc
->base
.dev
;
7259 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7260 enum pipe pipe
= intel_crtc
->pipe
;
7261 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
7262 struct drm_display_mode
*adjusted_mode
=
7263 &intel_crtc
->config
->base
.adjusted_mode
;
7264 uint32_t crtc_vtotal
, crtc_vblank_end
;
7267 /* We need to be careful not to changed the adjusted mode, for otherwise
7268 * the hw state checker will get angry at the mismatch. */
7269 crtc_vtotal
= adjusted_mode
->crtc_vtotal
;
7270 crtc_vblank_end
= adjusted_mode
->crtc_vblank_end
;
7272 if (adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
) {
7273 /* the chip adds 2 halflines automatically */
7275 crtc_vblank_end
-= 1;
7277 if (intel_pipe_has_type(intel_crtc
, INTEL_OUTPUT_SDVO
))
7278 vsyncshift
= (adjusted_mode
->crtc_htotal
- 1) / 2;
7280 vsyncshift
= adjusted_mode
->crtc_hsync_start
-
7281 adjusted_mode
->crtc_htotal
/ 2;
7283 vsyncshift
+= adjusted_mode
->crtc_htotal
;
7286 if (INTEL_INFO(dev
)->gen
> 3)
7287 I915_WRITE(VSYNCSHIFT(cpu_transcoder
), vsyncshift
);
7289 I915_WRITE(HTOTAL(cpu_transcoder
),
7290 (adjusted_mode
->crtc_hdisplay
- 1) |
7291 ((adjusted_mode
->crtc_htotal
- 1) << 16));
7292 I915_WRITE(HBLANK(cpu_transcoder
),
7293 (adjusted_mode
->crtc_hblank_start
- 1) |
7294 ((adjusted_mode
->crtc_hblank_end
- 1) << 16));
7295 I915_WRITE(HSYNC(cpu_transcoder
),
7296 (adjusted_mode
->crtc_hsync_start
- 1) |
7297 ((adjusted_mode
->crtc_hsync_end
- 1) << 16));
7299 I915_WRITE(VTOTAL(cpu_transcoder
),
7300 (adjusted_mode
->crtc_vdisplay
- 1) |
7301 ((crtc_vtotal
- 1) << 16));
7302 I915_WRITE(VBLANK(cpu_transcoder
),
7303 (adjusted_mode
->crtc_vblank_start
- 1) |
7304 ((crtc_vblank_end
- 1) << 16));
7305 I915_WRITE(VSYNC(cpu_transcoder
),
7306 (adjusted_mode
->crtc_vsync_start
- 1) |
7307 ((adjusted_mode
->crtc_vsync_end
- 1) << 16));
7309 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
7310 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
7311 * documented on the DDI_FUNC_CTL register description, EDP Input Select
7313 if (IS_HASWELL(dev
) && cpu_transcoder
== TRANSCODER_EDP
&&
7314 (pipe
== PIPE_B
|| pipe
== PIPE_C
))
7315 I915_WRITE(VTOTAL(pipe
), I915_READ(VTOTAL(cpu_transcoder
)));
7317 /* pipesrc controls the size that is scaled from, which should
7318 * always be the user's requested size.
7320 I915_WRITE(PIPESRC(pipe
),
7321 ((intel_crtc
->config
->pipe_src_w
- 1) << 16) |
7322 (intel_crtc
->config
->pipe_src_h
- 1));
7325 static void intel_get_pipe_timings(struct intel_crtc
*crtc
,
7326 struct intel_crtc_state
*pipe_config
)
7328 struct drm_device
*dev
= crtc
->base
.dev
;
7329 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7330 enum transcoder cpu_transcoder
= pipe_config
->cpu_transcoder
;
7333 tmp
= I915_READ(HTOTAL(cpu_transcoder
));
7334 pipe_config
->base
.adjusted_mode
.crtc_hdisplay
= (tmp
& 0xffff) + 1;
7335 pipe_config
->base
.adjusted_mode
.crtc_htotal
= ((tmp
>> 16) & 0xffff) + 1;
7336 tmp
= I915_READ(HBLANK(cpu_transcoder
));
7337 pipe_config
->base
.adjusted_mode
.crtc_hblank_start
= (tmp
& 0xffff) + 1;
7338 pipe_config
->base
.adjusted_mode
.crtc_hblank_end
= ((tmp
>> 16) & 0xffff) + 1;
7339 tmp
= I915_READ(HSYNC(cpu_transcoder
));
7340 pipe_config
->base
.adjusted_mode
.crtc_hsync_start
= (tmp
& 0xffff) + 1;
7341 pipe_config
->base
.adjusted_mode
.crtc_hsync_end
= ((tmp
>> 16) & 0xffff) + 1;
7343 tmp
= I915_READ(VTOTAL(cpu_transcoder
));
7344 pipe_config
->base
.adjusted_mode
.crtc_vdisplay
= (tmp
& 0xffff) + 1;
7345 pipe_config
->base
.adjusted_mode
.crtc_vtotal
= ((tmp
>> 16) & 0xffff) + 1;
7346 tmp
= I915_READ(VBLANK(cpu_transcoder
));
7347 pipe_config
->base
.adjusted_mode
.crtc_vblank_start
= (tmp
& 0xffff) + 1;
7348 pipe_config
->base
.adjusted_mode
.crtc_vblank_end
= ((tmp
>> 16) & 0xffff) + 1;
7349 tmp
= I915_READ(VSYNC(cpu_transcoder
));
7350 pipe_config
->base
.adjusted_mode
.crtc_vsync_start
= (tmp
& 0xffff) + 1;
7351 pipe_config
->base
.adjusted_mode
.crtc_vsync_end
= ((tmp
>> 16) & 0xffff) + 1;
7353 if (I915_READ(PIPECONF(cpu_transcoder
)) & PIPECONF_INTERLACE_MASK
) {
7354 pipe_config
->base
.adjusted_mode
.flags
|= DRM_MODE_FLAG_INTERLACE
;
7355 pipe_config
->base
.adjusted_mode
.crtc_vtotal
+= 1;
7356 pipe_config
->base
.adjusted_mode
.crtc_vblank_end
+= 1;
7359 tmp
= I915_READ(PIPESRC(crtc
->pipe
));
7360 pipe_config
->pipe_src_h
= (tmp
& 0xffff) + 1;
7361 pipe_config
->pipe_src_w
= ((tmp
>> 16) & 0xffff) + 1;
7363 pipe_config
->base
.mode
.vdisplay
= pipe_config
->pipe_src_h
;
7364 pipe_config
->base
.mode
.hdisplay
= pipe_config
->pipe_src_w
;
7367 void intel_mode_from_pipe_config(struct drm_display_mode
*mode
,
7368 struct intel_crtc_state
*pipe_config
)
7370 mode
->hdisplay
= pipe_config
->base
.adjusted_mode
.crtc_hdisplay
;
7371 mode
->htotal
= pipe_config
->base
.adjusted_mode
.crtc_htotal
;
7372 mode
->hsync_start
= pipe_config
->base
.adjusted_mode
.crtc_hsync_start
;
7373 mode
->hsync_end
= pipe_config
->base
.adjusted_mode
.crtc_hsync_end
;
7375 mode
->vdisplay
= pipe_config
->base
.adjusted_mode
.crtc_vdisplay
;
7376 mode
->vtotal
= pipe_config
->base
.adjusted_mode
.crtc_vtotal
;
7377 mode
->vsync_start
= pipe_config
->base
.adjusted_mode
.crtc_vsync_start
;
7378 mode
->vsync_end
= pipe_config
->base
.adjusted_mode
.crtc_vsync_end
;
7380 mode
->flags
= pipe_config
->base
.adjusted_mode
.flags
;
7382 mode
->clock
= pipe_config
->base
.adjusted_mode
.crtc_clock
;
7383 mode
->flags
|= pipe_config
->base
.adjusted_mode
.flags
;
7386 static void i9xx_set_pipeconf(struct intel_crtc
*intel_crtc
)
7388 struct drm_device
*dev
= intel_crtc
->base
.dev
;
7389 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7394 if ((intel_crtc
->pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
7395 (intel_crtc
->pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
7396 pipeconf
|= I915_READ(PIPECONF(intel_crtc
->pipe
)) & PIPECONF_ENABLE
;
7398 if (intel_crtc
->config
->double_wide
)
7399 pipeconf
|= PIPECONF_DOUBLE_WIDE
;
7401 /* only g4x and later have fancy bpc/dither controls */
7402 if (IS_G4X(dev
) || IS_VALLEYVIEW(dev
)) {
7403 /* Bspec claims that we can't use dithering for 30bpp pipes. */
7404 if (intel_crtc
->config
->dither
&& intel_crtc
->config
->pipe_bpp
!= 30)
7405 pipeconf
|= PIPECONF_DITHER_EN
|
7406 PIPECONF_DITHER_TYPE_SP
;
7408 switch (intel_crtc
->config
->pipe_bpp
) {
7410 pipeconf
|= PIPECONF_6BPC
;
7413 pipeconf
|= PIPECONF_8BPC
;
7416 pipeconf
|= PIPECONF_10BPC
;
7419 /* Case prevented by intel_choose_pipe_bpp_dither. */
7424 if (HAS_PIPE_CXSR(dev
)) {
7425 if (intel_crtc
->lowfreq_avail
) {
7426 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
7427 pipeconf
|= PIPECONF_CXSR_DOWNCLOCK
;
7429 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
7433 if (intel_crtc
->config
->base
.adjusted_mode
.flags
& DRM_MODE_FLAG_INTERLACE
) {
7434 if (INTEL_INFO(dev
)->gen
< 4 ||
7435 intel_pipe_has_type(intel_crtc
, INTEL_OUTPUT_SDVO
))
7436 pipeconf
|= PIPECONF_INTERLACE_W_FIELD_INDICATION
;
7438 pipeconf
|= PIPECONF_INTERLACE_W_SYNC_SHIFT
;
7440 pipeconf
|= PIPECONF_PROGRESSIVE
;
7442 if (IS_VALLEYVIEW(dev
) && intel_crtc
->config
->limited_color_range
)
7443 pipeconf
|= PIPECONF_COLOR_RANGE_SELECT
;
7445 I915_WRITE(PIPECONF(intel_crtc
->pipe
), pipeconf
);
7446 POSTING_READ(PIPECONF(intel_crtc
->pipe
));
7449 static int i9xx_crtc_compute_clock(struct intel_crtc
*crtc
,
7450 struct intel_crtc_state
*crtc_state
)
7452 struct drm_device
*dev
= crtc
->base
.dev
;
7453 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7454 int refclk
, num_connectors
= 0;
7455 intel_clock_t clock
, reduced_clock
;
7456 bool ok
, has_reduced_clock
= false;
7457 bool is_lvds
= false, is_dsi
= false;
7458 struct intel_encoder
*encoder
;
7459 const intel_limit_t
*limit
;
7460 struct drm_atomic_state
*state
= crtc_state
->base
.state
;
7461 struct drm_connector
*connector
;
7462 struct drm_connector_state
*connector_state
;
7465 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
7466 if (connector_state
->crtc
!= &crtc
->base
)
7469 encoder
= to_intel_encoder(connector_state
->best_encoder
);
7471 switch (encoder
->type
) {
7472 case INTEL_OUTPUT_LVDS
:
7475 case INTEL_OUTPUT_DSI
:
7488 if (!crtc_state
->clock_set
) {
7489 refclk
= i9xx_get_refclk(crtc_state
, num_connectors
);
7492 * Returns a set of divisors for the desired target clock with
7493 * the given refclk, or FALSE. The returned values represent
7494 * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n +
7497 limit
= intel_limit(crtc_state
, refclk
);
7498 ok
= dev_priv
->display
.find_dpll(limit
, crtc_state
,
7499 crtc_state
->port_clock
,
7500 refclk
, NULL
, &clock
);
7502 DRM_ERROR("Couldn't find PLL settings for mode!\n");
7506 if (is_lvds
&& dev_priv
->lvds_downclock_avail
) {
7508 * Ensure we match the reduced clock's P to the target
7509 * clock. If the clocks don't match, we can't switch
7510 * the display clock by using the FP0/FP1. In such case
7511 * we will disable the LVDS downclock feature.
7514 dev_priv
->display
.find_dpll(limit
, crtc_state
,
7515 dev_priv
->lvds_downclock
,
7519 /* Compat-code for transition, will disappear. */
7520 crtc_state
->dpll
.n
= clock
.n
;
7521 crtc_state
->dpll
.m1
= clock
.m1
;
7522 crtc_state
->dpll
.m2
= clock
.m2
;
7523 crtc_state
->dpll
.p1
= clock
.p1
;
7524 crtc_state
->dpll
.p2
= clock
.p2
;
7528 i8xx_update_pll(crtc
, crtc_state
,
7529 has_reduced_clock
? &reduced_clock
: NULL
,
7531 } else if (IS_CHERRYVIEW(dev
)) {
7532 chv_update_pll(crtc
, crtc_state
);
7533 } else if (IS_VALLEYVIEW(dev
)) {
7534 vlv_update_pll(crtc
, crtc_state
);
7536 i9xx_update_pll(crtc
, crtc_state
,
7537 has_reduced_clock
? &reduced_clock
: NULL
,
7544 static void i9xx_get_pfit_config(struct intel_crtc
*crtc
,
7545 struct intel_crtc_state
*pipe_config
)
7547 struct drm_device
*dev
= crtc
->base
.dev
;
7548 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7551 if (INTEL_INFO(dev
)->gen
<= 3 && (IS_I830(dev
) || !IS_MOBILE(dev
)))
7554 tmp
= I915_READ(PFIT_CONTROL
);
7555 if (!(tmp
& PFIT_ENABLE
))
7558 /* Check whether the pfit is attached to our pipe. */
7559 if (INTEL_INFO(dev
)->gen
< 4) {
7560 if (crtc
->pipe
!= PIPE_B
)
7563 if ((tmp
& PFIT_PIPE_MASK
) != (crtc
->pipe
<< PFIT_PIPE_SHIFT
))
7567 pipe_config
->gmch_pfit
.control
= tmp
;
7568 pipe_config
->gmch_pfit
.pgm_ratios
= I915_READ(PFIT_PGM_RATIOS
);
7569 if (INTEL_INFO(dev
)->gen
< 5)
7570 pipe_config
->gmch_pfit
.lvds_border_bits
=
7571 I915_READ(LVDS
) & LVDS_BORDER_ENABLE
;
7574 static void vlv_crtc_clock_get(struct intel_crtc
*crtc
,
7575 struct intel_crtc_state
*pipe_config
)
7577 struct drm_device
*dev
= crtc
->base
.dev
;
7578 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7579 int pipe
= pipe_config
->cpu_transcoder
;
7580 intel_clock_t clock
;
7582 int refclk
= 100000;
7584 /* In case of MIPI DPLL will not even be used */
7585 if (!(pipe_config
->dpll_hw_state
.dpll
& DPLL_VCO_ENABLE
))
7588 mutex_lock(&dev_priv
->dpio_lock
);
7589 mdiv
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW3(pipe
));
7590 mutex_unlock(&dev_priv
->dpio_lock
);
7592 clock
.m1
= (mdiv
>> DPIO_M1DIV_SHIFT
) & 7;
7593 clock
.m2
= mdiv
& DPIO_M2DIV_MASK
;
7594 clock
.n
= (mdiv
>> DPIO_N_SHIFT
) & 0xf;
7595 clock
.p1
= (mdiv
>> DPIO_P1_SHIFT
) & 7;
7596 clock
.p2
= (mdiv
>> DPIO_P2_SHIFT
) & 0x1f;
7598 vlv_clock(refclk
, &clock
);
7600 /* clock.dot is the fast clock */
7601 pipe_config
->port_clock
= clock
.dot
/ 5;
7605 i9xx_get_initial_plane_config(struct intel_crtc
*crtc
,
7606 struct intel_initial_plane_config
*plane_config
)
7608 struct drm_device
*dev
= crtc
->base
.dev
;
7609 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7610 u32 val
, base
, offset
;
7611 int pipe
= crtc
->pipe
, plane
= crtc
->plane
;
7612 int fourcc
, pixel_format
;
7613 unsigned int aligned_height
;
7614 struct drm_framebuffer
*fb
;
7615 struct intel_framebuffer
*intel_fb
;
7617 val
= I915_READ(DSPCNTR(plane
));
7618 if (!(val
& DISPLAY_PLANE_ENABLE
))
7621 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
7623 DRM_DEBUG_KMS("failed to alloc fb\n");
7627 fb
= &intel_fb
->base
;
7629 if (INTEL_INFO(dev
)->gen
>= 4) {
7630 if (val
& DISPPLANE_TILED
) {
7631 plane_config
->tiling
= I915_TILING_X
;
7632 fb
->modifier
[0] = I915_FORMAT_MOD_X_TILED
;
7636 pixel_format
= val
& DISPPLANE_PIXFORMAT_MASK
;
7637 fourcc
= i9xx_format_to_fourcc(pixel_format
);
7638 fb
->pixel_format
= fourcc
;
7639 fb
->bits_per_pixel
= drm_format_plane_cpp(fourcc
, 0) * 8;
7641 if (INTEL_INFO(dev
)->gen
>= 4) {
7642 if (plane_config
->tiling
)
7643 offset
= I915_READ(DSPTILEOFF(plane
));
7645 offset
= I915_READ(DSPLINOFF(plane
));
7646 base
= I915_READ(DSPSURF(plane
)) & 0xfffff000;
7648 base
= I915_READ(DSPADDR(plane
));
7650 plane_config
->base
= base
;
7652 val
= I915_READ(PIPESRC(pipe
));
7653 fb
->width
= ((val
>> 16) & 0xfff) + 1;
7654 fb
->height
= ((val
>> 0) & 0xfff) + 1;
7656 val
= I915_READ(DSPSTRIDE(pipe
));
7657 fb
->pitches
[0] = val
& 0xffffffc0;
7659 aligned_height
= intel_fb_align_height(dev
, fb
->height
,
7663 plane_config
->size
= fb
->pitches
[0] * aligned_height
;
7665 DRM_DEBUG_KMS("pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
7666 pipe_name(pipe
), plane
, fb
->width
, fb
->height
,
7667 fb
->bits_per_pixel
, base
, fb
->pitches
[0],
7668 plane_config
->size
);
7670 plane_config
->fb
= intel_fb
;
7673 static void chv_crtc_clock_get(struct intel_crtc
*crtc
,
7674 struct intel_crtc_state
*pipe_config
)
7676 struct drm_device
*dev
= crtc
->base
.dev
;
7677 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7678 int pipe
= pipe_config
->cpu_transcoder
;
7679 enum dpio_channel port
= vlv_pipe_to_channel(pipe
);
7680 intel_clock_t clock
;
7681 u32 cmn_dw13
, pll_dw0
, pll_dw1
, pll_dw2
;
7682 int refclk
= 100000;
7684 mutex_lock(&dev_priv
->dpio_lock
);
7685 cmn_dw13
= vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW13(port
));
7686 pll_dw0
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW0(port
));
7687 pll_dw1
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW1(port
));
7688 pll_dw2
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW2(port
));
7689 mutex_unlock(&dev_priv
->dpio_lock
);
7691 clock
.m1
= (pll_dw1
& 0x7) == DPIO_CHV_M1_DIV_BY_2
? 2 : 0;
7692 clock
.m2
= ((pll_dw0
& 0xff) << 22) | (pll_dw2
& 0x3fffff);
7693 clock
.n
= (pll_dw1
>> DPIO_CHV_N_DIV_SHIFT
) & 0xf;
7694 clock
.p1
= (cmn_dw13
>> DPIO_CHV_P1_DIV_SHIFT
) & 0x7;
7695 clock
.p2
= (cmn_dw13
>> DPIO_CHV_P2_DIV_SHIFT
) & 0x1f;
7697 chv_clock(refclk
, &clock
);
7699 /* clock.dot is the fast clock */
7700 pipe_config
->port_clock
= clock
.dot
/ 5;
7703 static bool i9xx_get_pipe_config(struct intel_crtc
*crtc
,
7704 struct intel_crtc_state
*pipe_config
)
7706 struct drm_device
*dev
= crtc
->base
.dev
;
7707 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7710 if (!intel_display_power_is_enabled(dev_priv
,
7711 POWER_DOMAIN_PIPE(crtc
->pipe
)))
7714 pipe_config
->cpu_transcoder
= (enum transcoder
) crtc
->pipe
;
7715 pipe_config
->shared_dpll
= DPLL_ID_PRIVATE
;
7717 tmp
= I915_READ(PIPECONF(crtc
->pipe
));
7718 if (!(tmp
& PIPECONF_ENABLE
))
7721 if (IS_G4X(dev
) || IS_VALLEYVIEW(dev
)) {
7722 switch (tmp
& PIPECONF_BPC_MASK
) {
7724 pipe_config
->pipe_bpp
= 18;
7727 pipe_config
->pipe_bpp
= 24;
7729 case PIPECONF_10BPC
:
7730 pipe_config
->pipe_bpp
= 30;
7737 if (IS_VALLEYVIEW(dev
) && (tmp
& PIPECONF_COLOR_RANGE_SELECT
))
7738 pipe_config
->limited_color_range
= true;
7740 if (INTEL_INFO(dev
)->gen
< 4)
7741 pipe_config
->double_wide
= tmp
& PIPECONF_DOUBLE_WIDE
;
7743 intel_get_pipe_timings(crtc
, pipe_config
);
7745 i9xx_get_pfit_config(crtc
, pipe_config
);
7747 if (INTEL_INFO(dev
)->gen
>= 4) {
7748 tmp
= I915_READ(DPLL_MD(crtc
->pipe
));
7749 pipe_config
->pixel_multiplier
=
7750 ((tmp
& DPLL_MD_UDI_MULTIPLIER_MASK
)
7751 >> DPLL_MD_UDI_MULTIPLIER_SHIFT
) + 1;
7752 pipe_config
->dpll_hw_state
.dpll_md
= tmp
;
7753 } else if (IS_I945G(dev
) || IS_I945GM(dev
) || IS_G33(dev
)) {
7754 tmp
= I915_READ(DPLL(crtc
->pipe
));
7755 pipe_config
->pixel_multiplier
=
7756 ((tmp
& SDVO_MULTIPLIER_MASK
)
7757 >> SDVO_MULTIPLIER_SHIFT_HIRES
) + 1;
7759 /* Note that on i915G/GM the pixel multiplier is in the sdvo
7760 * port and will be fixed up in the encoder->get_config
7762 pipe_config
->pixel_multiplier
= 1;
7764 pipe_config
->dpll_hw_state
.dpll
= I915_READ(DPLL(crtc
->pipe
));
7765 if (!IS_VALLEYVIEW(dev
)) {
7767 * DPLL_DVO_2X_MODE must be enabled for both DPLLs
7768 * on 830. Filter it out here so that we don't
7769 * report errors due to that.
7772 pipe_config
->dpll_hw_state
.dpll
&= ~DPLL_DVO_2X_MODE
;
7774 pipe_config
->dpll_hw_state
.fp0
= I915_READ(FP0(crtc
->pipe
));
7775 pipe_config
->dpll_hw_state
.fp1
= I915_READ(FP1(crtc
->pipe
));
7777 /* Mask out read-only status bits. */
7778 pipe_config
->dpll_hw_state
.dpll
&= ~(DPLL_LOCK_VLV
|
7779 DPLL_PORTC_READY_MASK
|
7780 DPLL_PORTB_READY_MASK
);
7783 if (IS_CHERRYVIEW(dev
))
7784 chv_crtc_clock_get(crtc
, pipe_config
);
7785 else if (IS_VALLEYVIEW(dev
))
7786 vlv_crtc_clock_get(crtc
, pipe_config
);
7788 i9xx_crtc_clock_get(crtc
, pipe_config
);
7793 static void ironlake_init_pch_refclk(struct drm_device
*dev
)
7795 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7796 struct intel_encoder
*encoder
;
7798 bool has_lvds
= false;
7799 bool has_cpu_edp
= false;
7800 bool has_panel
= false;
7801 bool has_ck505
= false;
7802 bool can_ssc
= false;
7804 /* We need to take the global config into account */
7805 for_each_intel_encoder(dev
, encoder
) {
7806 switch (encoder
->type
) {
7807 case INTEL_OUTPUT_LVDS
:
7811 case INTEL_OUTPUT_EDP
:
7813 if (enc_to_dig_port(&encoder
->base
)->port
== PORT_A
)
7821 if (HAS_PCH_IBX(dev
)) {
7822 has_ck505
= dev_priv
->vbt
.display_clock_mode
;
7823 can_ssc
= has_ck505
;
7829 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n",
7830 has_panel
, has_lvds
, has_ck505
);
7832 /* Ironlake: try to setup display ref clock before DPLL
7833 * enabling. This is only under driver's control after
7834 * PCH B stepping, previous chipset stepping should be
7835 * ignoring this setting.
7837 val
= I915_READ(PCH_DREF_CONTROL
);
7839 /* As we must carefully and slowly disable/enable each source in turn,
7840 * compute the final state we want first and check if we need to
7841 * make any changes at all.
7844 final
&= ~DREF_NONSPREAD_SOURCE_MASK
;
7846 final
|= DREF_NONSPREAD_CK505_ENABLE
;
7848 final
|= DREF_NONSPREAD_SOURCE_ENABLE
;
7850 final
&= ~DREF_SSC_SOURCE_MASK
;
7851 final
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
7852 final
&= ~DREF_SSC1_ENABLE
;
7855 final
|= DREF_SSC_SOURCE_ENABLE
;
7857 if (intel_panel_use_ssc(dev_priv
) && can_ssc
)
7858 final
|= DREF_SSC1_ENABLE
;
7861 if (intel_panel_use_ssc(dev_priv
) && can_ssc
)
7862 final
|= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD
;
7864 final
|= DREF_CPU_SOURCE_OUTPUT_NONSPREAD
;
7866 final
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
7868 final
|= DREF_SSC_SOURCE_DISABLE
;
7869 final
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
7875 /* Always enable nonspread source */
7876 val
&= ~DREF_NONSPREAD_SOURCE_MASK
;
7879 val
|= DREF_NONSPREAD_CK505_ENABLE
;
7881 val
|= DREF_NONSPREAD_SOURCE_ENABLE
;
7884 val
&= ~DREF_SSC_SOURCE_MASK
;
7885 val
|= DREF_SSC_SOURCE_ENABLE
;
7887 /* SSC must be turned on before enabling the CPU output */
7888 if (intel_panel_use_ssc(dev_priv
) && can_ssc
) {
7889 DRM_DEBUG_KMS("Using SSC on panel\n");
7890 val
|= DREF_SSC1_ENABLE
;
7892 val
&= ~DREF_SSC1_ENABLE
;
7894 /* Get SSC going before enabling the outputs */
7895 I915_WRITE(PCH_DREF_CONTROL
, val
);
7896 POSTING_READ(PCH_DREF_CONTROL
);
7899 val
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
7901 /* Enable CPU source on CPU attached eDP */
7903 if (intel_panel_use_ssc(dev_priv
) && can_ssc
) {
7904 DRM_DEBUG_KMS("Using SSC on eDP\n");
7905 val
|= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD
;
7907 val
|= DREF_CPU_SOURCE_OUTPUT_NONSPREAD
;
7909 val
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
7911 I915_WRITE(PCH_DREF_CONTROL
, val
);
7912 POSTING_READ(PCH_DREF_CONTROL
);
7915 DRM_DEBUG_KMS("Disabling SSC entirely\n");
7917 val
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
7919 /* Turn off CPU output */
7920 val
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
7922 I915_WRITE(PCH_DREF_CONTROL
, val
);
7923 POSTING_READ(PCH_DREF_CONTROL
);
7926 /* Turn off the SSC source */
7927 val
&= ~DREF_SSC_SOURCE_MASK
;
7928 val
|= DREF_SSC_SOURCE_DISABLE
;
7931 val
&= ~DREF_SSC1_ENABLE
;
7933 I915_WRITE(PCH_DREF_CONTROL
, val
);
7934 POSTING_READ(PCH_DREF_CONTROL
);
7938 BUG_ON(val
!= final
);
7941 static void lpt_reset_fdi_mphy(struct drm_i915_private
*dev_priv
)
7945 tmp
= I915_READ(SOUTH_CHICKEN2
);
7946 tmp
|= FDI_MPHY_IOSFSB_RESET_CTL
;
7947 I915_WRITE(SOUTH_CHICKEN2
, tmp
);
7949 if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2
) &
7950 FDI_MPHY_IOSFSB_RESET_STATUS
, 100))
7951 DRM_ERROR("FDI mPHY reset assert timeout\n");
7953 tmp
= I915_READ(SOUTH_CHICKEN2
);
7954 tmp
&= ~FDI_MPHY_IOSFSB_RESET_CTL
;
7955 I915_WRITE(SOUTH_CHICKEN2
, tmp
);
7957 if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2
) &
7958 FDI_MPHY_IOSFSB_RESET_STATUS
) == 0, 100))
7959 DRM_ERROR("FDI mPHY reset de-assert timeout\n");
7962 /* WaMPhyProgramming:hsw */
7963 static void lpt_program_fdi_mphy(struct drm_i915_private
*dev_priv
)
7967 tmp
= intel_sbi_read(dev_priv
, 0x8008, SBI_MPHY
);
7968 tmp
&= ~(0xFF << 24);
7969 tmp
|= (0x12 << 24);
7970 intel_sbi_write(dev_priv
, 0x8008, tmp
, SBI_MPHY
);
7972 tmp
= intel_sbi_read(dev_priv
, 0x2008, SBI_MPHY
);
7974 intel_sbi_write(dev_priv
, 0x2008, tmp
, SBI_MPHY
);
7976 tmp
= intel_sbi_read(dev_priv
, 0x2108, SBI_MPHY
);
7978 intel_sbi_write(dev_priv
, 0x2108, tmp
, SBI_MPHY
);
7980 tmp
= intel_sbi_read(dev_priv
, 0x206C, SBI_MPHY
);
7981 tmp
|= (1 << 24) | (1 << 21) | (1 << 18);
7982 intel_sbi_write(dev_priv
, 0x206C, tmp
, SBI_MPHY
);
7984 tmp
= intel_sbi_read(dev_priv
, 0x216C, SBI_MPHY
);
7985 tmp
|= (1 << 24) | (1 << 21) | (1 << 18);
7986 intel_sbi_write(dev_priv
, 0x216C, tmp
, SBI_MPHY
);
7988 tmp
= intel_sbi_read(dev_priv
, 0x2080, SBI_MPHY
);
7991 intel_sbi_write(dev_priv
, 0x2080, tmp
, SBI_MPHY
);
7993 tmp
= intel_sbi_read(dev_priv
, 0x2180, SBI_MPHY
);
7996 intel_sbi_write(dev_priv
, 0x2180, tmp
, SBI_MPHY
);
7998 tmp
= intel_sbi_read(dev_priv
, 0x208C, SBI_MPHY
);
8001 intel_sbi_write(dev_priv
, 0x208C, tmp
, SBI_MPHY
);
8003 tmp
= intel_sbi_read(dev_priv
, 0x218C, SBI_MPHY
);
8006 intel_sbi_write(dev_priv
, 0x218C, tmp
, SBI_MPHY
);
8008 tmp
= intel_sbi_read(dev_priv
, 0x2098, SBI_MPHY
);
8009 tmp
&= ~(0xFF << 16);
8010 tmp
|= (0x1C << 16);
8011 intel_sbi_write(dev_priv
, 0x2098, tmp
, SBI_MPHY
);
8013 tmp
= intel_sbi_read(dev_priv
, 0x2198, SBI_MPHY
);
8014 tmp
&= ~(0xFF << 16);
8015 tmp
|= (0x1C << 16);
8016 intel_sbi_write(dev_priv
, 0x2198, tmp
, SBI_MPHY
);
8018 tmp
= intel_sbi_read(dev_priv
, 0x20C4, SBI_MPHY
);
8020 intel_sbi_write(dev_priv
, 0x20C4, tmp
, SBI_MPHY
);
8022 tmp
= intel_sbi_read(dev_priv
, 0x21C4, SBI_MPHY
);
8024 intel_sbi_write(dev_priv
, 0x21C4, tmp
, SBI_MPHY
);
8026 tmp
= intel_sbi_read(dev_priv
, 0x20EC, SBI_MPHY
);
8027 tmp
&= ~(0xF << 28);
8029 intel_sbi_write(dev_priv
, 0x20EC, tmp
, SBI_MPHY
);
8031 tmp
= intel_sbi_read(dev_priv
, 0x21EC, SBI_MPHY
);
8032 tmp
&= ~(0xF << 28);
8034 intel_sbi_write(dev_priv
, 0x21EC, tmp
, SBI_MPHY
);
8037 /* Implements 3 different sequences from BSpec chapter "Display iCLK
8038 * Programming" based on the parameters passed:
8039 * - Sequence to enable CLKOUT_DP
8040 * - Sequence to enable CLKOUT_DP without spread
8041 * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O
8043 static void lpt_enable_clkout_dp(struct drm_device
*dev
, bool with_spread
,
8046 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8049 if (WARN(with_fdi
&& !with_spread
, "FDI requires downspread\n"))
8051 if (WARN(dev_priv
->pch_id
== INTEL_PCH_LPT_LP_DEVICE_ID_TYPE
&&
8052 with_fdi
, "LP PCH doesn't have FDI\n"))
8055 mutex_lock(&dev_priv
->dpio_lock
);
8057 tmp
= intel_sbi_read(dev_priv
, SBI_SSCCTL
, SBI_ICLK
);
8058 tmp
&= ~SBI_SSCCTL_DISABLE
;
8059 tmp
|= SBI_SSCCTL_PATHALT
;
8060 intel_sbi_write(dev_priv
, SBI_SSCCTL
, tmp
, SBI_ICLK
);
8065 tmp
= intel_sbi_read(dev_priv
, SBI_SSCCTL
, SBI_ICLK
);
8066 tmp
&= ~SBI_SSCCTL_PATHALT
;
8067 intel_sbi_write(dev_priv
, SBI_SSCCTL
, tmp
, SBI_ICLK
);
8070 lpt_reset_fdi_mphy(dev_priv
);
8071 lpt_program_fdi_mphy(dev_priv
);
8075 reg
= (dev_priv
->pch_id
== INTEL_PCH_LPT_LP_DEVICE_ID_TYPE
) ?
8076 SBI_GEN0
: SBI_DBUFF0
;
8077 tmp
= intel_sbi_read(dev_priv
, reg
, SBI_ICLK
);
8078 tmp
|= SBI_GEN0_CFG_BUFFENABLE_DISABLE
;
8079 intel_sbi_write(dev_priv
, reg
, tmp
, SBI_ICLK
);
8081 mutex_unlock(&dev_priv
->dpio_lock
);
8084 /* Sequence to disable CLKOUT_DP */
8085 static void lpt_disable_clkout_dp(struct drm_device
*dev
)
8087 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8090 mutex_lock(&dev_priv
->dpio_lock
);
8092 reg
= (dev_priv
->pch_id
== INTEL_PCH_LPT_LP_DEVICE_ID_TYPE
) ?
8093 SBI_GEN0
: SBI_DBUFF0
;
8094 tmp
= intel_sbi_read(dev_priv
, reg
, SBI_ICLK
);
8095 tmp
&= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE
;
8096 intel_sbi_write(dev_priv
, reg
, tmp
, SBI_ICLK
);
8098 tmp
= intel_sbi_read(dev_priv
, SBI_SSCCTL
, SBI_ICLK
);
8099 if (!(tmp
& SBI_SSCCTL_DISABLE
)) {
8100 if (!(tmp
& SBI_SSCCTL_PATHALT
)) {
8101 tmp
|= SBI_SSCCTL_PATHALT
;
8102 intel_sbi_write(dev_priv
, SBI_SSCCTL
, tmp
, SBI_ICLK
);
8105 tmp
|= SBI_SSCCTL_DISABLE
;
8106 intel_sbi_write(dev_priv
, SBI_SSCCTL
, tmp
, SBI_ICLK
);
8109 mutex_unlock(&dev_priv
->dpio_lock
);
8112 static void lpt_init_pch_refclk(struct drm_device
*dev
)
8114 struct intel_encoder
*encoder
;
8115 bool has_vga
= false;
8117 for_each_intel_encoder(dev
, encoder
) {
8118 switch (encoder
->type
) {
8119 case INTEL_OUTPUT_ANALOG
:
8128 lpt_enable_clkout_dp(dev
, true, true);
8130 lpt_disable_clkout_dp(dev
);
8134 * Initialize reference clocks when the driver loads
8136 void intel_init_pch_refclk(struct drm_device
*dev
)
8138 if (HAS_PCH_IBX(dev
) || HAS_PCH_CPT(dev
))
8139 ironlake_init_pch_refclk(dev
);
8140 else if (HAS_PCH_LPT(dev
))
8141 lpt_init_pch_refclk(dev
);
8144 static int ironlake_get_refclk(struct intel_crtc_state
*crtc_state
)
8146 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
8147 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8148 struct drm_atomic_state
*state
= crtc_state
->base
.state
;
8149 struct drm_connector
*connector
;
8150 struct drm_connector_state
*connector_state
;
8151 struct intel_encoder
*encoder
;
8152 int num_connectors
= 0, i
;
8153 bool is_lvds
= false;
8155 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
8156 if (connector_state
->crtc
!= crtc_state
->base
.crtc
)
8159 encoder
= to_intel_encoder(connector_state
->best_encoder
);
8161 switch (encoder
->type
) {
8162 case INTEL_OUTPUT_LVDS
:
8171 if (is_lvds
&& intel_panel_use_ssc(dev_priv
) && num_connectors
< 2) {
8172 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n",
8173 dev_priv
->vbt
.lvds_ssc_freq
);
8174 return dev_priv
->vbt
.lvds_ssc_freq
;
8180 static void ironlake_set_pipeconf(struct drm_crtc
*crtc
)
8182 struct drm_i915_private
*dev_priv
= crtc
->dev
->dev_private
;
8183 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
8184 int pipe
= intel_crtc
->pipe
;
8189 switch (intel_crtc
->config
->pipe_bpp
) {
8191 val
|= PIPECONF_6BPC
;
8194 val
|= PIPECONF_8BPC
;
8197 val
|= PIPECONF_10BPC
;
8200 val
|= PIPECONF_12BPC
;
8203 /* Case prevented by intel_choose_pipe_bpp_dither. */
8207 if (intel_crtc
->config
->dither
)
8208 val
|= (PIPECONF_DITHER_EN
| PIPECONF_DITHER_TYPE_SP
);
8210 if (intel_crtc
->config
->base
.adjusted_mode
.flags
& DRM_MODE_FLAG_INTERLACE
)
8211 val
|= PIPECONF_INTERLACED_ILK
;
8213 val
|= PIPECONF_PROGRESSIVE
;
8215 if (intel_crtc
->config
->limited_color_range
)
8216 val
|= PIPECONF_COLOR_RANGE_SELECT
;
8218 I915_WRITE(PIPECONF(pipe
), val
);
8219 POSTING_READ(PIPECONF(pipe
));
8223 * Set up the pipe CSC unit.
8225 * Currently only full range RGB to limited range RGB conversion
8226 * is supported, but eventually this should handle various
8227 * RGB<->YCbCr scenarios as well.
8229 static void intel_set_pipe_csc(struct drm_crtc
*crtc
)
8231 struct drm_device
*dev
= crtc
->dev
;
8232 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8233 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
8234 int pipe
= intel_crtc
->pipe
;
8235 uint16_t coeff
= 0x7800; /* 1.0 */
8238 * TODO: Check what kind of values actually come out of the pipe
8239 * with these coeff/postoff values and adjust to get the best
8240 * accuracy. Perhaps we even need to take the bpc value into
8244 if (intel_crtc
->config
->limited_color_range
)
8245 coeff
= ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */
8248 * GY/GU and RY/RU should be the other way around according
8249 * to BSpec, but reality doesn't agree. Just set them up in
8250 * a way that results in the correct picture.
8252 I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe
), coeff
<< 16);
8253 I915_WRITE(PIPE_CSC_COEFF_BY(pipe
), 0);
8255 I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe
), coeff
);
8256 I915_WRITE(PIPE_CSC_COEFF_BU(pipe
), 0);
8258 I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe
), 0);
8259 I915_WRITE(PIPE_CSC_COEFF_BV(pipe
), coeff
<< 16);
8261 I915_WRITE(PIPE_CSC_PREOFF_HI(pipe
), 0);
8262 I915_WRITE(PIPE_CSC_PREOFF_ME(pipe
), 0);
8263 I915_WRITE(PIPE_CSC_PREOFF_LO(pipe
), 0);
8265 if (INTEL_INFO(dev
)->gen
> 6) {
8266 uint16_t postoff
= 0;
8268 if (intel_crtc
->config
->limited_color_range
)
8269 postoff
= (16 * (1 << 12) / 255) & 0x1fff;
8271 I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe
), postoff
);
8272 I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe
), postoff
);
8273 I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe
), postoff
);
8275 I915_WRITE(PIPE_CSC_MODE(pipe
), 0);
8277 uint32_t mode
= CSC_MODE_YUV_TO_RGB
;
8279 if (intel_crtc
->config
->limited_color_range
)
8280 mode
|= CSC_BLACK_SCREEN_OFFSET
;
8282 I915_WRITE(PIPE_CSC_MODE(pipe
), mode
);
8286 static void haswell_set_pipeconf(struct drm_crtc
*crtc
)
8288 struct drm_device
*dev
= crtc
->dev
;
8289 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8290 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
8291 enum pipe pipe
= intel_crtc
->pipe
;
8292 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
8297 if (IS_HASWELL(dev
) && intel_crtc
->config
->dither
)
8298 val
|= (PIPECONF_DITHER_EN
| PIPECONF_DITHER_TYPE_SP
);
8300 if (intel_crtc
->config
->base
.adjusted_mode
.flags
& DRM_MODE_FLAG_INTERLACE
)
8301 val
|= PIPECONF_INTERLACED_ILK
;
8303 val
|= PIPECONF_PROGRESSIVE
;
8305 I915_WRITE(PIPECONF(cpu_transcoder
), val
);
8306 POSTING_READ(PIPECONF(cpu_transcoder
));
8308 I915_WRITE(GAMMA_MODE(intel_crtc
->pipe
), GAMMA_MODE_MODE_8BIT
);
8309 POSTING_READ(GAMMA_MODE(intel_crtc
->pipe
));
8311 if (IS_BROADWELL(dev
) || INTEL_INFO(dev
)->gen
>= 9) {
8314 switch (intel_crtc
->config
->pipe_bpp
) {
8316 val
|= PIPEMISC_DITHER_6_BPC
;
8319 val
|= PIPEMISC_DITHER_8_BPC
;
8322 val
|= PIPEMISC_DITHER_10_BPC
;
8325 val
|= PIPEMISC_DITHER_12_BPC
;
8328 /* Case prevented by pipe_config_set_bpp. */
8332 if (intel_crtc
->config
->dither
)
8333 val
|= PIPEMISC_DITHER_ENABLE
| PIPEMISC_DITHER_TYPE_SP
;
8335 I915_WRITE(PIPEMISC(pipe
), val
);
8339 static bool ironlake_compute_clocks(struct drm_crtc
*crtc
,
8340 struct intel_crtc_state
*crtc_state
,
8341 intel_clock_t
*clock
,
8342 bool *has_reduced_clock
,
8343 intel_clock_t
*reduced_clock
)
8345 struct drm_device
*dev
= crtc
->dev
;
8346 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8348 const intel_limit_t
*limit
;
8349 bool ret
, is_lvds
= false;
8351 is_lvds
= intel_pipe_will_have_type(crtc_state
, INTEL_OUTPUT_LVDS
);
8353 refclk
= ironlake_get_refclk(crtc_state
);
8356 * Returns a set of divisors for the desired target clock with the given
8357 * refclk, or FALSE. The returned values represent the clock equation:
8358 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
8360 limit
= intel_limit(crtc_state
, refclk
);
8361 ret
= dev_priv
->display
.find_dpll(limit
, crtc_state
,
8362 crtc_state
->port_clock
,
8363 refclk
, NULL
, clock
);
8367 if (is_lvds
&& dev_priv
->lvds_downclock_avail
) {
8369 * Ensure we match the reduced clock's P to the target clock.
8370 * If the clocks don't match, we can't switch the display clock
8371 * by using the FP0/FP1. In such case we will disable the LVDS
8372 * downclock feature.
8374 *has_reduced_clock
=
8375 dev_priv
->display
.find_dpll(limit
, crtc_state
,
8376 dev_priv
->lvds_downclock
,
8384 int ironlake_get_lanes_required(int target_clock
, int link_bw
, int bpp
)
8387 * Account for spread spectrum to avoid
8388 * oversubscribing the link. Max center spread
8389 * is 2.5%; use 5% for safety's sake.
8391 u32 bps
= target_clock
* bpp
* 21 / 20;
8392 return DIV_ROUND_UP(bps
, link_bw
* 8);
8395 static bool ironlake_needs_fb_cb_tune(struct dpll
*dpll
, int factor
)
8397 return i9xx_dpll_compute_m(dpll
) < factor
* dpll
->n
;
8400 static uint32_t ironlake_compute_dpll(struct intel_crtc
*intel_crtc
,
8401 struct intel_crtc_state
*crtc_state
,
8403 intel_clock_t
*reduced_clock
, u32
*fp2
)
8405 struct drm_crtc
*crtc
= &intel_crtc
->base
;
8406 struct drm_device
*dev
= crtc
->dev
;
8407 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8408 struct drm_atomic_state
*state
= crtc_state
->base
.state
;
8409 struct drm_connector
*connector
;
8410 struct drm_connector_state
*connector_state
;
8411 struct intel_encoder
*encoder
;
8413 int factor
, num_connectors
= 0, i
;
8414 bool is_lvds
= false, is_sdvo
= false;
8416 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
8417 if (connector_state
->crtc
!= crtc_state
->base
.crtc
)
8420 encoder
= to_intel_encoder(connector_state
->best_encoder
);
8422 switch (encoder
->type
) {
8423 case INTEL_OUTPUT_LVDS
:
8426 case INTEL_OUTPUT_SDVO
:
8427 case INTEL_OUTPUT_HDMI
:
8437 /* Enable autotuning of the PLL clock (if permissible) */
8440 if ((intel_panel_use_ssc(dev_priv
) &&
8441 dev_priv
->vbt
.lvds_ssc_freq
== 100000) ||
8442 (HAS_PCH_IBX(dev
) && intel_is_dual_link_lvds(dev
)))
8444 } else if (crtc_state
->sdvo_tv_clock
)
8447 if (ironlake_needs_fb_cb_tune(&crtc_state
->dpll
, factor
))
8450 if (fp2
&& (reduced_clock
->m
< factor
* reduced_clock
->n
))
8456 dpll
|= DPLLB_MODE_LVDS
;
8458 dpll
|= DPLLB_MODE_DAC_SERIAL
;
8460 dpll
|= (crtc_state
->pixel_multiplier
- 1)
8461 << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT
;
8464 dpll
|= DPLL_SDVO_HIGH_SPEED
;
8465 if (crtc_state
->has_dp_encoder
)
8466 dpll
|= DPLL_SDVO_HIGH_SPEED
;
8468 /* compute bitmask from p1 value */
8469 dpll
|= (1 << (crtc_state
->dpll
.p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
8471 dpll
|= (1 << (crtc_state
->dpll
.p1
- 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT
;
8473 switch (crtc_state
->dpll
.p2
) {
8475 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
;
8478 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_7
;
8481 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10
;
8484 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_14
;
8488 if (is_lvds
&& intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
8489 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
8491 dpll
|= PLL_REF_INPUT_DREFCLK
;
8493 return dpll
| DPLL_VCO_ENABLE
;
8496 static int ironlake_crtc_compute_clock(struct intel_crtc
*crtc
,
8497 struct intel_crtc_state
*crtc_state
)
8499 struct drm_device
*dev
= crtc
->base
.dev
;
8500 intel_clock_t clock
, reduced_clock
;
8501 u32 dpll
= 0, fp
= 0, fp2
= 0;
8502 bool ok
, has_reduced_clock
= false;
8503 bool is_lvds
= false;
8504 struct intel_shared_dpll
*pll
;
8506 is_lvds
= intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
);
8508 WARN(!(HAS_PCH_IBX(dev
) || HAS_PCH_CPT(dev
)),
8509 "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev
));
8511 ok
= ironlake_compute_clocks(&crtc
->base
, crtc_state
, &clock
,
8512 &has_reduced_clock
, &reduced_clock
);
8513 if (!ok
&& !crtc_state
->clock_set
) {
8514 DRM_ERROR("Couldn't find PLL settings for mode!\n");
8517 /* Compat-code for transition, will disappear. */
8518 if (!crtc_state
->clock_set
) {
8519 crtc_state
->dpll
.n
= clock
.n
;
8520 crtc_state
->dpll
.m1
= clock
.m1
;
8521 crtc_state
->dpll
.m2
= clock
.m2
;
8522 crtc_state
->dpll
.p1
= clock
.p1
;
8523 crtc_state
->dpll
.p2
= clock
.p2
;
8526 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
8527 if (crtc_state
->has_pch_encoder
) {
8528 fp
= i9xx_dpll_compute_fp(&crtc_state
->dpll
);
8529 if (has_reduced_clock
)
8530 fp2
= i9xx_dpll_compute_fp(&reduced_clock
);
8532 dpll
= ironlake_compute_dpll(crtc
, crtc_state
,
8533 &fp
, &reduced_clock
,
8534 has_reduced_clock
? &fp2
: NULL
);
8536 crtc_state
->dpll_hw_state
.dpll
= dpll
;
8537 crtc_state
->dpll_hw_state
.fp0
= fp
;
8538 if (has_reduced_clock
)
8539 crtc_state
->dpll_hw_state
.fp1
= fp2
;
8541 crtc_state
->dpll_hw_state
.fp1
= fp
;
8543 pll
= intel_get_shared_dpll(crtc
, crtc_state
);
8545 DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n",
8546 pipe_name(crtc
->pipe
));
8551 if (is_lvds
&& has_reduced_clock
)
8552 crtc
->lowfreq_avail
= true;
8554 crtc
->lowfreq_avail
= false;
8559 static void intel_pch_transcoder_get_m_n(struct intel_crtc
*crtc
,
8560 struct intel_link_m_n
*m_n
)
8562 struct drm_device
*dev
= crtc
->base
.dev
;
8563 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8564 enum pipe pipe
= crtc
->pipe
;
8566 m_n
->link_m
= I915_READ(PCH_TRANS_LINK_M1(pipe
));
8567 m_n
->link_n
= I915_READ(PCH_TRANS_LINK_N1(pipe
));
8568 m_n
->gmch_m
= I915_READ(PCH_TRANS_DATA_M1(pipe
))
8570 m_n
->gmch_n
= I915_READ(PCH_TRANS_DATA_N1(pipe
));
8571 m_n
->tu
= ((I915_READ(PCH_TRANS_DATA_M1(pipe
))
8572 & TU_SIZE_MASK
) >> TU_SIZE_SHIFT
) + 1;
8575 static void intel_cpu_transcoder_get_m_n(struct intel_crtc
*crtc
,
8576 enum transcoder transcoder
,
8577 struct intel_link_m_n
*m_n
,
8578 struct intel_link_m_n
*m2_n2
)
8580 struct drm_device
*dev
= crtc
->base
.dev
;
8581 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8582 enum pipe pipe
= crtc
->pipe
;
8584 if (INTEL_INFO(dev
)->gen
>= 5) {
8585 m_n
->link_m
= I915_READ(PIPE_LINK_M1(transcoder
));
8586 m_n
->link_n
= I915_READ(PIPE_LINK_N1(transcoder
));
8587 m_n
->gmch_m
= I915_READ(PIPE_DATA_M1(transcoder
))
8589 m_n
->gmch_n
= I915_READ(PIPE_DATA_N1(transcoder
));
8590 m_n
->tu
= ((I915_READ(PIPE_DATA_M1(transcoder
))
8591 & TU_SIZE_MASK
) >> TU_SIZE_SHIFT
) + 1;
8592 /* Read M2_N2 registers only for gen < 8 (M2_N2 available for
8593 * gen < 8) and if DRRS is supported (to make sure the
8594 * registers are not unnecessarily read).
8596 if (m2_n2
&& INTEL_INFO(dev
)->gen
< 8 &&
8597 crtc
->config
->has_drrs
) {
8598 m2_n2
->link_m
= I915_READ(PIPE_LINK_M2(transcoder
));
8599 m2_n2
->link_n
= I915_READ(PIPE_LINK_N2(transcoder
));
8600 m2_n2
->gmch_m
= I915_READ(PIPE_DATA_M2(transcoder
))
8602 m2_n2
->gmch_n
= I915_READ(PIPE_DATA_N2(transcoder
));
8603 m2_n2
->tu
= ((I915_READ(PIPE_DATA_M2(transcoder
))
8604 & TU_SIZE_MASK
) >> TU_SIZE_SHIFT
) + 1;
8607 m_n
->link_m
= I915_READ(PIPE_LINK_M_G4X(pipe
));
8608 m_n
->link_n
= I915_READ(PIPE_LINK_N_G4X(pipe
));
8609 m_n
->gmch_m
= I915_READ(PIPE_DATA_M_G4X(pipe
))
8611 m_n
->gmch_n
= I915_READ(PIPE_DATA_N_G4X(pipe
));
8612 m_n
->tu
= ((I915_READ(PIPE_DATA_M_G4X(pipe
))
8613 & TU_SIZE_MASK
) >> TU_SIZE_SHIFT
) + 1;
8617 void intel_dp_get_m_n(struct intel_crtc
*crtc
,
8618 struct intel_crtc_state
*pipe_config
)
8620 if (pipe_config
->has_pch_encoder
)
8621 intel_pch_transcoder_get_m_n(crtc
, &pipe_config
->dp_m_n
);
8623 intel_cpu_transcoder_get_m_n(crtc
, pipe_config
->cpu_transcoder
,
8624 &pipe_config
->dp_m_n
,
8625 &pipe_config
->dp_m2_n2
);
8628 static void ironlake_get_fdi_m_n_config(struct intel_crtc
*crtc
,
8629 struct intel_crtc_state
*pipe_config
)
8631 intel_cpu_transcoder_get_m_n(crtc
, pipe_config
->cpu_transcoder
,
8632 &pipe_config
->fdi_m_n
, NULL
);
8635 static void skylake_get_pfit_config(struct intel_crtc
*crtc
,
8636 struct intel_crtc_state
*pipe_config
)
8638 struct drm_device
*dev
= crtc
->base
.dev
;
8639 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8640 struct intel_crtc_scaler_state
*scaler_state
= &pipe_config
->scaler_state
;
8641 uint32_t ps_ctrl
= 0;
8645 /* find scaler attached to this pipe */
8646 for (i
= 0; i
< crtc
->num_scalers
; i
++) {
8647 ps_ctrl
= I915_READ(SKL_PS_CTRL(crtc
->pipe
, i
));
8648 if (ps_ctrl
& PS_SCALER_EN
&& !(ps_ctrl
& PS_PLANE_SEL_MASK
)) {
8650 pipe_config
->pch_pfit
.enabled
= true;
8651 pipe_config
->pch_pfit
.pos
= I915_READ(SKL_PS_WIN_POS(crtc
->pipe
, i
));
8652 pipe_config
->pch_pfit
.size
= I915_READ(SKL_PS_WIN_SZ(crtc
->pipe
, i
));
8657 scaler_state
->scaler_id
= id
;
8659 scaler_state
->scaler_users
|= (1 << SKL_CRTC_INDEX
);
8661 scaler_state
->scaler_users
&= ~(1 << SKL_CRTC_INDEX
);
8666 skylake_get_initial_plane_config(struct intel_crtc
*crtc
,
8667 struct intel_initial_plane_config
*plane_config
)
8669 struct drm_device
*dev
= crtc
->base
.dev
;
8670 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8671 u32 val
, base
, offset
, stride_mult
, tiling
;
8672 int pipe
= crtc
->pipe
;
8673 int fourcc
, pixel_format
;
8674 unsigned int aligned_height
;
8675 struct drm_framebuffer
*fb
;
8676 struct intel_framebuffer
*intel_fb
;
8678 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
8680 DRM_DEBUG_KMS("failed to alloc fb\n");
8684 fb
= &intel_fb
->base
;
8686 val
= I915_READ(PLANE_CTL(pipe
, 0));
8687 if (!(val
& PLANE_CTL_ENABLE
))
8690 pixel_format
= val
& PLANE_CTL_FORMAT_MASK
;
8691 fourcc
= skl_format_to_fourcc(pixel_format
,
8692 val
& PLANE_CTL_ORDER_RGBX
,
8693 val
& PLANE_CTL_ALPHA_MASK
);
8694 fb
->pixel_format
= fourcc
;
8695 fb
->bits_per_pixel
= drm_format_plane_cpp(fourcc
, 0) * 8;
8697 tiling
= val
& PLANE_CTL_TILED_MASK
;
8699 case PLANE_CTL_TILED_LINEAR
:
8700 fb
->modifier
[0] = DRM_FORMAT_MOD_NONE
;
8702 case PLANE_CTL_TILED_X
:
8703 plane_config
->tiling
= I915_TILING_X
;
8704 fb
->modifier
[0] = I915_FORMAT_MOD_X_TILED
;
8706 case PLANE_CTL_TILED_Y
:
8707 fb
->modifier
[0] = I915_FORMAT_MOD_Y_TILED
;
8709 case PLANE_CTL_TILED_YF
:
8710 fb
->modifier
[0] = I915_FORMAT_MOD_Yf_TILED
;
8713 MISSING_CASE(tiling
);
8717 base
= I915_READ(PLANE_SURF(pipe
, 0)) & 0xfffff000;
8718 plane_config
->base
= base
;
8720 offset
= I915_READ(PLANE_OFFSET(pipe
, 0));
8722 val
= I915_READ(PLANE_SIZE(pipe
, 0));
8723 fb
->height
= ((val
>> 16) & 0xfff) + 1;
8724 fb
->width
= ((val
>> 0) & 0x1fff) + 1;
8726 val
= I915_READ(PLANE_STRIDE(pipe
, 0));
8727 stride_mult
= intel_fb_stride_alignment(dev
, fb
->modifier
[0],
8729 fb
->pitches
[0] = (val
& 0x3ff) * stride_mult
;
8731 aligned_height
= intel_fb_align_height(dev
, fb
->height
,
8735 plane_config
->size
= fb
->pitches
[0] * aligned_height
;
8737 DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
8738 pipe_name(pipe
), fb
->width
, fb
->height
,
8739 fb
->bits_per_pixel
, base
, fb
->pitches
[0],
8740 plane_config
->size
);
8742 plane_config
->fb
= intel_fb
;
8749 static void ironlake_get_pfit_config(struct intel_crtc
*crtc
,
8750 struct intel_crtc_state
*pipe_config
)
8752 struct drm_device
*dev
= crtc
->base
.dev
;
8753 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8756 tmp
= I915_READ(PF_CTL(crtc
->pipe
));
8758 if (tmp
& PF_ENABLE
) {
8759 pipe_config
->pch_pfit
.enabled
= true;
8760 pipe_config
->pch_pfit
.pos
= I915_READ(PF_WIN_POS(crtc
->pipe
));
8761 pipe_config
->pch_pfit
.size
= I915_READ(PF_WIN_SZ(crtc
->pipe
));
8763 /* We currently do not free assignements of panel fitters on
8764 * ivb/hsw (since we don't use the higher upscaling modes which
8765 * differentiates them) so just WARN about this case for now. */
8767 WARN_ON((tmp
& PF_PIPE_SEL_MASK_IVB
) !=
8768 PF_PIPE_SEL_IVB(crtc
->pipe
));
8774 ironlake_get_initial_plane_config(struct intel_crtc
*crtc
,
8775 struct intel_initial_plane_config
*plane_config
)
8777 struct drm_device
*dev
= crtc
->base
.dev
;
8778 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8779 u32 val
, base
, offset
;
8780 int pipe
= crtc
->pipe
;
8781 int fourcc
, pixel_format
;
8782 unsigned int aligned_height
;
8783 struct drm_framebuffer
*fb
;
8784 struct intel_framebuffer
*intel_fb
;
8786 val
= I915_READ(DSPCNTR(pipe
));
8787 if (!(val
& DISPLAY_PLANE_ENABLE
))
8790 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
8792 DRM_DEBUG_KMS("failed to alloc fb\n");
8796 fb
= &intel_fb
->base
;
8798 if (INTEL_INFO(dev
)->gen
>= 4) {
8799 if (val
& DISPPLANE_TILED
) {
8800 plane_config
->tiling
= I915_TILING_X
;
8801 fb
->modifier
[0] = I915_FORMAT_MOD_X_TILED
;
8805 pixel_format
= val
& DISPPLANE_PIXFORMAT_MASK
;
8806 fourcc
= i9xx_format_to_fourcc(pixel_format
);
8807 fb
->pixel_format
= fourcc
;
8808 fb
->bits_per_pixel
= drm_format_plane_cpp(fourcc
, 0) * 8;
8810 base
= I915_READ(DSPSURF(pipe
)) & 0xfffff000;
8811 if (IS_HASWELL(dev
) || IS_BROADWELL(dev
)) {
8812 offset
= I915_READ(DSPOFFSET(pipe
));
8814 if (plane_config
->tiling
)
8815 offset
= I915_READ(DSPTILEOFF(pipe
));
8817 offset
= I915_READ(DSPLINOFF(pipe
));
8819 plane_config
->base
= base
;
8821 val
= I915_READ(PIPESRC(pipe
));
8822 fb
->width
= ((val
>> 16) & 0xfff) + 1;
8823 fb
->height
= ((val
>> 0) & 0xfff) + 1;
8825 val
= I915_READ(DSPSTRIDE(pipe
));
8826 fb
->pitches
[0] = val
& 0xffffffc0;
8828 aligned_height
= intel_fb_align_height(dev
, fb
->height
,
8832 plane_config
->size
= fb
->pitches
[0] * aligned_height
;
8834 DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
8835 pipe_name(pipe
), fb
->width
, fb
->height
,
8836 fb
->bits_per_pixel
, base
, fb
->pitches
[0],
8837 plane_config
->size
);
8839 plane_config
->fb
= intel_fb
;
8842 static bool ironlake_get_pipe_config(struct intel_crtc
*crtc
,
8843 struct intel_crtc_state
*pipe_config
)
8845 struct drm_device
*dev
= crtc
->base
.dev
;
8846 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8849 if (!intel_display_power_is_enabled(dev_priv
,
8850 POWER_DOMAIN_PIPE(crtc
->pipe
)))
8853 pipe_config
->cpu_transcoder
= (enum transcoder
) crtc
->pipe
;
8854 pipe_config
->shared_dpll
= DPLL_ID_PRIVATE
;
8856 tmp
= I915_READ(PIPECONF(crtc
->pipe
));
8857 if (!(tmp
& PIPECONF_ENABLE
))
8860 switch (tmp
& PIPECONF_BPC_MASK
) {
8862 pipe_config
->pipe_bpp
= 18;
8865 pipe_config
->pipe_bpp
= 24;
8867 case PIPECONF_10BPC
:
8868 pipe_config
->pipe_bpp
= 30;
8870 case PIPECONF_12BPC
:
8871 pipe_config
->pipe_bpp
= 36;
8877 if (tmp
& PIPECONF_COLOR_RANGE_SELECT
)
8878 pipe_config
->limited_color_range
= true;
8880 if (I915_READ(PCH_TRANSCONF(crtc
->pipe
)) & TRANS_ENABLE
) {
8881 struct intel_shared_dpll
*pll
;
8883 pipe_config
->has_pch_encoder
= true;
8885 tmp
= I915_READ(FDI_RX_CTL(crtc
->pipe
));
8886 pipe_config
->fdi_lanes
= ((FDI_DP_PORT_WIDTH_MASK
& tmp
) >>
8887 FDI_DP_PORT_WIDTH_SHIFT
) + 1;
8889 ironlake_get_fdi_m_n_config(crtc
, pipe_config
);
8891 if (HAS_PCH_IBX(dev_priv
->dev
)) {
8892 pipe_config
->shared_dpll
=
8893 (enum intel_dpll_id
) crtc
->pipe
;
8895 tmp
= I915_READ(PCH_DPLL_SEL
);
8896 if (tmp
& TRANS_DPLLB_SEL(crtc
->pipe
))
8897 pipe_config
->shared_dpll
= DPLL_ID_PCH_PLL_B
;
8899 pipe_config
->shared_dpll
= DPLL_ID_PCH_PLL_A
;
8902 pll
= &dev_priv
->shared_dplls
[pipe_config
->shared_dpll
];
8904 WARN_ON(!pll
->get_hw_state(dev_priv
, pll
,
8905 &pipe_config
->dpll_hw_state
));
8907 tmp
= pipe_config
->dpll_hw_state
.dpll
;
8908 pipe_config
->pixel_multiplier
=
8909 ((tmp
& PLL_REF_SDVO_HDMI_MULTIPLIER_MASK
)
8910 >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT
) + 1;
8912 ironlake_pch_clock_get(crtc
, pipe_config
);
8914 pipe_config
->pixel_multiplier
= 1;
8917 intel_get_pipe_timings(crtc
, pipe_config
);
8919 ironlake_get_pfit_config(crtc
, pipe_config
);
8924 static void assert_can_disable_lcpll(struct drm_i915_private
*dev_priv
)
8926 struct drm_device
*dev
= dev_priv
->dev
;
8927 struct intel_crtc
*crtc
;
8929 for_each_intel_crtc(dev
, crtc
)
8930 I915_STATE_WARN(crtc
->active
, "CRTC for pipe %c enabled\n",
8931 pipe_name(crtc
->pipe
));
8933 I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER
), "Power well on\n");
8934 I915_STATE_WARN(I915_READ(SPLL_CTL
) & SPLL_PLL_ENABLE
, "SPLL enabled\n");
8935 I915_STATE_WARN(I915_READ(WRPLL_CTL1
) & WRPLL_PLL_ENABLE
, "WRPLL1 enabled\n");
8936 I915_STATE_WARN(I915_READ(WRPLL_CTL2
) & WRPLL_PLL_ENABLE
, "WRPLL2 enabled\n");
8937 I915_STATE_WARN(I915_READ(PCH_PP_STATUS
) & PP_ON
, "Panel power on\n");
8938 I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2
) & BLM_PWM_ENABLE
,
8939 "CPU PWM1 enabled\n");
8940 if (IS_HASWELL(dev
))
8941 I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL
) & BLM_PWM_ENABLE
,
8942 "CPU PWM2 enabled\n");
8943 I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1
) & BLM_PCH_PWM_ENABLE
,
8944 "PCH PWM1 enabled\n");
8945 I915_STATE_WARN(I915_READ(UTIL_PIN_CTL
) & UTIL_PIN_ENABLE
,
8946 "Utility pin enabled\n");
8947 I915_STATE_WARN(I915_READ(PCH_GTC_CTL
) & PCH_GTC_ENABLE
, "PCH GTC enabled\n");
8950 * In theory we can still leave IRQs enabled, as long as only the HPD
8951 * interrupts remain enabled. We used to check for that, but since it's
8952 * gen-specific and since we only disable LCPLL after we fully disable
8953 * the interrupts, the check below should be enough.
8955 I915_STATE_WARN(intel_irqs_enabled(dev_priv
), "IRQs enabled\n");
8958 static uint32_t hsw_read_dcomp(struct drm_i915_private
*dev_priv
)
8960 struct drm_device
*dev
= dev_priv
->dev
;
8962 if (IS_HASWELL(dev
))
8963 return I915_READ(D_COMP_HSW
);
8965 return I915_READ(D_COMP_BDW
);
8968 static void hsw_write_dcomp(struct drm_i915_private
*dev_priv
, uint32_t val
)
8970 struct drm_device
*dev
= dev_priv
->dev
;
8972 if (IS_HASWELL(dev
)) {
8973 mutex_lock(&dev_priv
->rps
.hw_lock
);
8974 if (sandybridge_pcode_write(dev_priv
, GEN6_PCODE_WRITE_D_COMP
,
8976 DRM_ERROR("Failed to write to D_COMP\n");
8977 mutex_unlock(&dev_priv
->rps
.hw_lock
);
8979 I915_WRITE(D_COMP_BDW
, val
);
8980 POSTING_READ(D_COMP_BDW
);
8985 * This function implements pieces of two sequences from BSpec:
8986 * - Sequence for display software to disable LCPLL
8987 * - Sequence for display software to allow package C8+
8988 * The steps implemented here are just the steps that actually touch the LCPLL
8989 * register. Callers should take care of disabling all the display engine
8990 * functions, doing the mode unset, fixing interrupts, etc.
8992 static void hsw_disable_lcpll(struct drm_i915_private
*dev_priv
,
8993 bool switch_to_fclk
, bool allow_power_down
)
8997 assert_can_disable_lcpll(dev_priv
);
8999 val
= I915_READ(LCPLL_CTL
);
9001 if (switch_to_fclk
) {
9002 val
|= LCPLL_CD_SOURCE_FCLK
;
9003 I915_WRITE(LCPLL_CTL
, val
);
9005 if (wait_for_atomic_us(I915_READ(LCPLL_CTL
) &
9006 LCPLL_CD_SOURCE_FCLK_DONE
, 1))
9007 DRM_ERROR("Switching to FCLK failed\n");
9009 val
= I915_READ(LCPLL_CTL
);
9012 val
|= LCPLL_PLL_DISABLE
;
9013 I915_WRITE(LCPLL_CTL
, val
);
9014 POSTING_READ(LCPLL_CTL
);
9016 if (wait_for((I915_READ(LCPLL_CTL
) & LCPLL_PLL_LOCK
) == 0, 1))
9017 DRM_ERROR("LCPLL still locked\n");
9019 val
= hsw_read_dcomp(dev_priv
);
9020 val
|= D_COMP_COMP_DISABLE
;
9021 hsw_write_dcomp(dev_priv
, val
);
9024 if (wait_for((hsw_read_dcomp(dev_priv
) & D_COMP_RCOMP_IN_PROGRESS
) == 0,
9026 DRM_ERROR("D_COMP RCOMP still in progress\n");
9028 if (allow_power_down
) {
9029 val
= I915_READ(LCPLL_CTL
);
9030 val
|= LCPLL_POWER_DOWN_ALLOW
;
9031 I915_WRITE(LCPLL_CTL
, val
);
9032 POSTING_READ(LCPLL_CTL
);
9037 * Fully restores LCPLL, disallowing power down and switching back to LCPLL
9040 static void hsw_restore_lcpll(struct drm_i915_private
*dev_priv
)
9044 val
= I915_READ(LCPLL_CTL
);
9046 if ((val
& (LCPLL_PLL_LOCK
| LCPLL_PLL_DISABLE
| LCPLL_CD_SOURCE_FCLK
|
9047 LCPLL_POWER_DOWN_ALLOW
)) == LCPLL_PLL_LOCK
)
9051 * Make sure we're not on PC8 state before disabling PC8, otherwise
9052 * we'll hang the machine. To prevent PC8 state, just enable force_wake.
9054 intel_uncore_forcewake_get(dev_priv
, FORCEWAKE_ALL
);
9056 if (val
& LCPLL_POWER_DOWN_ALLOW
) {
9057 val
&= ~LCPLL_POWER_DOWN_ALLOW
;
9058 I915_WRITE(LCPLL_CTL
, val
);
9059 POSTING_READ(LCPLL_CTL
);
9062 val
= hsw_read_dcomp(dev_priv
);
9063 val
|= D_COMP_COMP_FORCE
;
9064 val
&= ~D_COMP_COMP_DISABLE
;
9065 hsw_write_dcomp(dev_priv
, val
);
9067 val
= I915_READ(LCPLL_CTL
);
9068 val
&= ~LCPLL_PLL_DISABLE
;
9069 I915_WRITE(LCPLL_CTL
, val
);
9071 if (wait_for(I915_READ(LCPLL_CTL
) & LCPLL_PLL_LOCK
, 5))
9072 DRM_ERROR("LCPLL not locked yet\n");
9074 if (val
& LCPLL_CD_SOURCE_FCLK
) {
9075 val
= I915_READ(LCPLL_CTL
);
9076 val
&= ~LCPLL_CD_SOURCE_FCLK
;
9077 I915_WRITE(LCPLL_CTL
, val
);
9079 if (wait_for_atomic_us((I915_READ(LCPLL_CTL
) &
9080 LCPLL_CD_SOURCE_FCLK_DONE
) == 0, 1))
9081 DRM_ERROR("Switching back to LCPLL failed\n");
9084 intel_uncore_forcewake_put(dev_priv
, FORCEWAKE_ALL
);
9088 * Package states C8 and deeper are really deep PC states that can only be
9089 * reached when all the devices on the system allow it, so even if the graphics
9090 * device allows PC8+, it doesn't mean the system will actually get to these
9091 * states. Our driver only allows PC8+ when going into runtime PM.
9093 * The requirements for PC8+ are that all the outputs are disabled, the power
9094 * well is disabled and most interrupts are disabled, and these are also
9095 * requirements for runtime PM. When these conditions are met, we manually do
9096 * the other conditions: disable the interrupts, clocks and switch LCPLL refclk
9097 * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard
9100 * When we really reach PC8 or deeper states (not just when we allow it) we lose
9101 * the state of some registers, so when we come back from PC8+ we need to
9102 * restore this state. We don't get into PC8+ if we're not in RC6, so we don't
9103 * need to take care of the registers kept by RC6. Notice that this happens even
9104 * if we don't put the device in PCI D3 state (which is what currently happens
9105 * because of the runtime PM support).
9107 * For more, read "Display Sequences for Package C8" on the hardware
9110 void hsw_enable_pc8(struct drm_i915_private
*dev_priv
)
9112 struct drm_device
*dev
= dev_priv
->dev
;
9115 DRM_DEBUG_KMS("Enabling package C8+\n");
9117 if (dev_priv
->pch_id
== INTEL_PCH_LPT_LP_DEVICE_ID_TYPE
) {
9118 val
= I915_READ(SOUTH_DSPCLK_GATE_D
);
9119 val
&= ~PCH_LP_PARTITION_LEVEL_DISABLE
;
9120 I915_WRITE(SOUTH_DSPCLK_GATE_D
, val
);
9123 lpt_disable_clkout_dp(dev
);
9124 hsw_disable_lcpll(dev_priv
, true, true);
9127 void hsw_disable_pc8(struct drm_i915_private
*dev_priv
)
9129 struct drm_device
*dev
= dev_priv
->dev
;
9132 DRM_DEBUG_KMS("Disabling package C8+\n");
9134 hsw_restore_lcpll(dev_priv
);
9135 lpt_init_pch_refclk(dev
);
9137 if (dev_priv
->pch_id
== INTEL_PCH_LPT_LP_DEVICE_ID_TYPE
) {
9138 val
= I915_READ(SOUTH_DSPCLK_GATE_D
);
9139 val
|= PCH_LP_PARTITION_LEVEL_DISABLE
;
9140 I915_WRITE(SOUTH_DSPCLK_GATE_D
, val
);
9143 intel_prepare_ddi(dev
);
9146 static void broxton_modeset_global_resources(struct drm_atomic_state
*state
)
9148 struct drm_device
*dev
= state
->dev
;
9149 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9150 int max_pixclk
= intel_mode_max_pixclk(state
);
9153 /* see the comment in valleyview_modeset_global_resources */
9154 if (WARN_ON(max_pixclk
< 0))
9157 req_cdclk
= broxton_calc_cdclk(dev_priv
, max_pixclk
);
9159 if (req_cdclk
!= dev_priv
->cdclk_freq
)
9160 broxton_set_cdclk(dev
, req_cdclk
);
9163 static int haswell_crtc_compute_clock(struct intel_crtc
*crtc
,
9164 struct intel_crtc_state
*crtc_state
)
9166 if (!intel_ddi_pll_select(crtc
, crtc_state
))
9169 crtc
->lowfreq_avail
= false;
9174 static void bxt_get_ddi_pll(struct drm_i915_private
*dev_priv
,
9176 struct intel_crtc_state
*pipe_config
)
9180 pipe_config
->ddi_pll_sel
= SKL_DPLL0
;
9181 pipe_config
->shared_dpll
= DPLL_ID_SKL_DPLL1
;
9184 pipe_config
->ddi_pll_sel
= SKL_DPLL1
;
9185 pipe_config
->shared_dpll
= DPLL_ID_SKL_DPLL2
;
9188 pipe_config
->ddi_pll_sel
= SKL_DPLL2
;
9189 pipe_config
->shared_dpll
= DPLL_ID_SKL_DPLL3
;
9192 DRM_ERROR("Incorrect port type\n");
9196 static void skylake_get_ddi_pll(struct drm_i915_private
*dev_priv
,
9198 struct intel_crtc_state
*pipe_config
)
9200 u32 temp
, dpll_ctl1
;
9202 temp
= I915_READ(DPLL_CTRL2
) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port
);
9203 pipe_config
->ddi_pll_sel
= temp
>> (port
* 3 + 1);
9205 switch (pipe_config
->ddi_pll_sel
) {
9208 * On SKL the eDP DPLL (DPLL0 as we don't use SSC) is not part
9209 * of the shared DPLL framework and thus needs to be read out
9212 dpll_ctl1
= I915_READ(DPLL_CTRL1
);
9213 pipe_config
->dpll_hw_state
.ctrl1
= dpll_ctl1
& 0x3f;
9216 pipe_config
->shared_dpll
= DPLL_ID_SKL_DPLL1
;
9219 pipe_config
->shared_dpll
= DPLL_ID_SKL_DPLL2
;
9222 pipe_config
->shared_dpll
= DPLL_ID_SKL_DPLL3
;
9227 static void haswell_get_ddi_pll(struct drm_i915_private
*dev_priv
,
9229 struct intel_crtc_state
*pipe_config
)
9231 pipe_config
->ddi_pll_sel
= I915_READ(PORT_CLK_SEL(port
));
9233 switch (pipe_config
->ddi_pll_sel
) {
9234 case PORT_CLK_SEL_WRPLL1
:
9235 pipe_config
->shared_dpll
= DPLL_ID_WRPLL1
;
9237 case PORT_CLK_SEL_WRPLL2
:
9238 pipe_config
->shared_dpll
= DPLL_ID_WRPLL2
;
9243 static void haswell_get_ddi_port_state(struct intel_crtc
*crtc
,
9244 struct intel_crtc_state
*pipe_config
)
9246 struct drm_device
*dev
= crtc
->base
.dev
;
9247 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9248 struct intel_shared_dpll
*pll
;
9252 tmp
= I915_READ(TRANS_DDI_FUNC_CTL(pipe_config
->cpu_transcoder
));
9254 port
= (tmp
& TRANS_DDI_PORT_MASK
) >> TRANS_DDI_PORT_SHIFT
;
9256 if (IS_SKYLAKE(dev
))
9257 skylake_get_ddi_pll(dev_priv
, port
, pipe_config
);
9258 else if (IS_BROXTON(dev
))
9259 bxt_get_ddi_pll(dev_priv
, port
, pipe_config
);
9261 haswell_get_ddi_pll(dev_priv
, port
, pipe_config
);
9263 if (pipe_config
->shared_dpll
>= 0) {
9264 pll
= &dev_priv
->shared_dplls
[pipe_config
->shared_dpll
];
9266 WARN_ON(!pll
->get_hw_state(dev_priv
, pll
,
9267 &pipe_config
->dpll_hw_state
));
9271 * Haswell has only FDI/PCH transcoder A. It is which is connected to
9272 * DDI E. So just check whether this pipe is wired to DDI E and whether
9273 * the PCH transcoder is on.
9275 if (INTEL_INFO(dev
)->gen
< 9 &&
9276 (port
== PORT_E
) && I915_READ(LPT_TRANSCONF
) & TRANS_ENABLE
) {
9277 pipe_config
->has_pch_encoder
= true;
9279 tmp
= I915_READ(FDI_RX_CTL(PIPE_A
));
9280 pipe_config
->fdi_lanes
= ((FDI_DP_PORT_WIDTH_MASK
& tmp
) >>
9281 FDI_DP_PORT_WIDTH_SHIFT
) + 1;
9283 ironlake_get_fdi_m_n_config(crtc
, pipe_config
);
9287 static bool haswell_get_pipe_config(struct intel_crtc
*crtc
,
9288 struct intel_crtc_state
*pipe_config
)
9290 struct drm_device
*dev
= crtc
->base
.dev
;
9291 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9292 enum intel_display_power_domain pfit_domain
;
9295 if (!intel_display_power_is_enabled(dev_priv
,
9296 POWER_DOMAIN_PIPE(crtc
->pipe
)))
9299 pipe_config
->cpu_transcoder
= (enum transcoder
) crtc
->pipe
;
9300 pipe_config
->shared_dpll
= DPLL_ID_PRIVATE
;
9302 tmp
= I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP
));
9303 if (tmp
& TRANS_DDI_FUNC_ENABLE
) {
9304 enum pipe trans_edp_pipe
;
9305 switch (tmp
& TRANS_DDI_EDP_INPUT_MASK
) {
9307 WARN(1, "unknown pipe linked to edp transcoder\n");
9308 case TRANS_DDI_EDP_INPUT_A_ONOFF
:
9309 case TRANS_DDI_EDP_INPUT_A_ON
:
9310 trans_edp_pipe
= PIPE_A
;
9312 case TRANS_DDI_EDP_INPUT_B_ONOFF
:
9313 trans_edp_pipe
= PIPE_B
;
9315 case TRANS_DDI_EDP_INPUT_C_ONOFF
:
9316 trans_edp_pipe
= PIPE_C
;
9320 if (trans_edp_pipe
== crtc
->pipe
)
9321 pipe_config
->cpu_transcoder
= TRANSCODER_EDP
;
9324 if (!intel_display_power_is_enabled(dev_priv
,
9325 POWER_DOMAIN_TRANSCODER(pipe_config
->cpu_transcoder
)))
9328 tmp
= I915_READ(PIPECONF(pipe_config
->cpu_transcoder
));
9329 if (!(tmp
& PIPECONF_ENABLE
))
9332 haswell_get_ddi_port_state(crtc
, pipe_config
);
9334 intel_get_pipe_timings(crtc
, pipe_config
);
9336 if (INTEL_INFO(dev
)->gen
>= 9) {
9337 skl_init_scalers(dev
, crtc
, pipe_config
);
9340 pfit_domain
= POWER_DOMAIN_PIPE_PANEL_FITTER(crtc
->pipe
);
9341 if (intel_display_power_is_enabled(dev_priv
, pfit_domain
)) {
9342 if (INTEL_INFO(dev
)->gen
== 9)
9343 skylake_get_pfit_config(crtc
, pipe_config
);
9344 else if (INTEL_INFO(dev
)->gen
< 9)
9345 ironlake_get_pfit_config(crtc
, pipe_config
);
9347 MISSING_CASE(INTEL_INFO(dev
)->gen
);
9350 pipe_config
->scaler_state
.scaler_id
= -1;
9351 pipe_config
->scaler_state
.scaler_users
&= ~(1 << SKL_CRTC_INDEX
);
9354 if (IS_HASWELL(dev
))
9355 pipe_config
->ips_enabled
= hsw_crtc_supports_ips(crtc
) &&
9356 (I915_READ(IPS_CTL
) & IPS_ENABLE
);
9358 if (pipe_config
->cpu_transcoder
!= TRANSCODER_EDP
) {
9359 pipe_config
->pixel_multiplier
=
9360 I915_READ(PIPE_MULT(pipe_config
->cpu_transcoder
)) + 1;
9362 pipe_config
->pixel_multiplier
= 1;
9368 static void i845_update_cursor(struct drm_crtc
*crtc
, u32 base
)
9370 struct drm_device
*dev
= crtc
->dev
;
9371 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9372 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
9373 uint32_t cntl
= 0, size
= 0;
9376 unsigned int width
= intel_crtc
->base
.cursor
->state
->crtc_w
;
9377 unsigned int height
= intel_crtc
->base
.cursor
->state
->crtc_h
;
9378 unsigned int stride
= roundup_pow_of_two(width
) * 4;
9382 WARN_ONCE(1, "Invalid cursor width/stride, width=%u, stride=%u\n",
9393 cntl
|= CURSOR_ENABLE
|
9394 CURSOR_GAMMA_ENABLE
|
9395 CURSOR_FORMAT_ARGB
|
9396 CURSOR_STRIDE(stride
);
9398 size
= (height
<< 12) | width
;
9401 if (intel_crtc
->cursor_cntl
!= 0 &&
9402 (intel_crtc
->cursor_base
!= base
||
9403 intel_crtc
->cursor_size
!= size
||
9404 intel_crtc
->cursor_cntl
!= cntl
)) {
9405 /* On these chipsets we can only modify the base/size/stride
9406 * whilst the cursor is disabled.
9408 I915_WRITE(_CURACNTR
, 0);
9409 POSTING_READ(_CURACNTR
);
9410 intel_crtc
->cursor_cntl
= 0;
9413 if (intel_crtc
->cursor_base
!= base
) {
9414 I915_WRITE(_CURABASE
, base
);
9415 intel_crtc
->cursor_base
= base
;
9418 if (intel_crtc
->cursor_size
!= size
) {
9419 I915_WRITE(CURSIZE
, size
);
9420 intel_crtc
->cursor_size
= size
;
9423 if (intel_crtc
->cursor_cntl
!= cntl
) {
9424 I915_WRITE(_CURACNTR
, cntl
);
9425 POSTING_READ(_CURACNTR
);
9426 intel_crtc
->cursor_cntl
= cntl
;
9430 static void i9xx_update_cursor(struct drm_crtc
*crtc
, u32 base
)
9432 struct drm_device
*dev
= crtc
->dev
;
9433 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9434 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
9435 int pipe
= intel_crtc
->pipe
;
9440 cntl
= MCURSOR_GAMMA_ENABLE
;
9441 switch (intel_crtc
->base
.cursor
->state
->crtc_w
) {
9443 cntl
|= CURSOR_MODE_64_ARGB_AX
;
9446 cntl
|= CURSOR_MODE_128_ARGB_AX
;
9449 cntl
|= CURSOR_MODE_256_ARGB_AX
;
9452 MISSING_CASE(intel_crtc
->base
.cursor
->state
->crtc_w
);
9455 cntl
|= pipe
<< 28; /* Connect to correct pipe */
9457 if (IS_HASWELL(dev
) || IS_BROADWELL(dev
))
9458 cntl
|= CURSOR_PIPE_CSC_ENABLE
;
9461 if (crtc
->cursor
->state
->rotation
== BIT(DRM_ROTATE_180
))
9462 cntl
|= CURSOR_ROTATE_180
;
9464 if (intel_crtc
->cursor_cntl
!= cntl
) {
9465 I915_WRITE(CURCNTR(pipe
), cntl
);
9466 POSTING_READ(CURCNTR(pipe
));
9467 intel_crtc
->cursor_cntl
= cntl
;
9470 /* and commit changes on next vblank */
9471 I915_WRITE(CURBASE(pipe
), base
);
9472 POSTING_READ(CURBASE(pipe
));
9474 intel_crtc
->cursor_base
= base
;
9477 /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
9478 static void intel_crtc_update_cursor(struct drm_crtc
*crtc
,
9481 struct drm_device
*dev
= crtc
->dev
;
9482 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9483 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
9484 int pipe
= intel_crtc
->pipe
;
9485 int x
= crtc
->cursor_x
;
9486 int y
= crtc
->cursor_y
;
9487 u32 base
= 0, pos
= 0;
9490 base
= intel_crtc
->cursor_addr
;
9492 if (x
>= intel_crtc
->config
->pipe_src_w
)
9495 if (y
>= intel_crtc
->config
->pipe_src_h
)
9499 if (x
+ intel_crtc
->base
.cursor
->state
->crtc_w
<= 0)
9502 pos
|= CURSOR_POS_SIGN
<< CURSOR_X_SHIFT
;
9505 pos
|= x
<< CURSOR_X_SHIFT
;
9508 if (y
+ intel_crtc
->base
.cursor
->state
->crtc_h
<= 0)
9511 pos
|= CURSOR_POS_SIGN
<< CURSOR_Y_SHIFT
;
9514 pos
|= y
<< CURSOR_Y_SHIFT
;
9516 if (base
== 0 && intel_crtc
->cursor_base
== 0)
9519 I915_WRITE(CURPOS(pipe
), pos
);
9521 /* ILK+ do this automagically */
9522 if (HAS_GMCH_DISPLAY(dev
) &&
9523 crtc
->cursor
->state
->rotation
== BIT(DRM_ROTATE_180
)) {
9524 base
+= (intel_crtc
->base
.cursor
->state
->crtc_h
*
9525 intel_crtc
->base
.cursor
->state
->crtc_w
- 1) * 4;
9528 if (IS_845G(dev
) || IS_I865G(dev
))
9529 i845_update_cursor(crtc
, base
);
9531 i9xx_update_cursor(crtc
, base
);
9534 static bool cursor_size_ok(struct drm_device
*dev
,
9535 uint32_t width
, uint32_t height
)
9537 if (width
== 0 || height
== 0)
9541 * 845g/865g are special in that they are only limited by
9542 * the width of their cursors, the height is arbitrary up to
9543 * the precision of the register. Everything else requires
9544 * square cursors, limited to a few power-of-two sizes.
9546 if (IS_845G(dev
) || IS_I865G(dev
)) {
9547 if ((width
& 63) != 0)
9550 if (width
> (IS_845G(dev
) ? 64 : 512))
9556 switch (width
| height
) {
9571 static void intel_crtc_gamma_set(struct drm_crtc
*crtc
, u16
*red
, u16
*green
,
9572 u16
*blue
, uint32_t start
, uint32_t size
)
9574 int end
= (start
+ size
> 256) ? 256 : start
+ size
, i
;
9575 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
9577 for (i
= start
; i
< end
; i
++) {
9578 intel_crtc
->lut_r
[i
] = red
[i
] >> 8;
9579 intel_crtc
->lut_g
[i
] = green
[i
] >> 8;
9580 intel_crtc
->lut_b
[i
] = blue
[i
] >> 8;
9583 intel_crtc_load_lut(crtc
);
9586 /* VESA 640x480x72Hz mode to set on the pipe */
9587 static struct drm_display_mode load_detect_mode
= {
9588 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT
, 31500, 640, 664,
9589 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC
| DRM_MODE_FLAG_NVSYNC
),
9592 struct drm_framebuffer
*
9593 __intel_framebuffer_create(struct drm_device
*dev
,
9594 struct drm_mode_fb_cmd2
*mode_cmd
,
9595 struct drm_i915_gem_object
*obj
)
9597 struct intel_framebuffer
*intel_fb
;
9600 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
9602 drm_gem_object_unreference(&obj
->base
);
9603 return ERR_PTR(-ENOMEM
);
9606 ret
= intel_framebuffer_init(dev
, intel_fb
, mode_cmd
, obj
);
9610 return &intel_fb
->base
;
9612 drm_gem_object_unreference(&obj
->base
);
9615 return ERR_PTR(ret
);
9618 static struct drm_framebuffer
*
9619 intel_framebuffer_create(struct drm_device
*dev
,
9620 struct drm_mode_fb_cmd2
*mode_cmd
,
9621 struct drm_i915_gem_object
*obj
)
9623 struct drm_framebuffer
*fb
;
9626 ret
= i915_mutex_lock_interruptible(dev
);
9628 return ERR_PTR(ret
);
9629 fb
= __intel_framebuffer_create(dev
, mode_cmd
, obj
);
9630 mutex_unlock(&dev
->struct_mutex
);
9636 intel_framebuffer_pitch_for_width(int width
, int bpp
)
9638 u32 pitch
= DIV_ROUND_UP(width
* bpp
, 8);
9639 return ALIGN(pitch
, 64);
9643 intel_framebuffer_size_for_mode(struct drm_display_mode
*mode
, int bpp
)
9645 u32 pitch
= intel_framebuffer_pitch_for_width(mode
->hdisplay
, bpp
);
9646 return PAGE_ALIGN(pitch
* mode
->vdisplay
);
9649 static struct drm_framebuffer
*
9650 intel_framebuffer_create_for_mode(struct drm_device
*dev
,
9651 struct drm_display_mode
*mode
,
9654 struct drm_i915_gem_object
*obj
;
9655 struct drm_mode_fb_cmd2 mode_cmd
= { 0 };
9657 obj
= i915_gem_alloc_object(dev
,
9658 intel_framebuffer_size_for_mode(mode
, bpp
));
9660 return ERR_PTR(-ENOMEM
);
9662 mode_cmd
.width
= mode
->hdisplay
;
9663 mode_cmd
.height
= mode
->vdisplay
;
9664 mode_cmd
.pitches
[0] = intel_framebuffer_pitch_for_width(mode_cmd
.width
,
9666 mode_cmd
.pixel_format
= drm_mode_legacy_fb_format(bpp
, depth
);
9668 return intel_framebuffer_create(dev
, &mode_cmd
, obj
);
9671 static struct drm_framebuffer
*
9672 mode_fits_in_fbdev(struct drm_device
*dev
,
9673 struct drm_display_mode
*mode
)
9675 #ifdef CONFIG_DRM_I915_FBDEV
9676 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9677 struct drm_i915_gem_object
*obj
;
9678 struct drm_framebuffer
*fb
;
9680 if (!dev_priv
->fbdev
)
9683 if (!dev_priv
->fbdev
->fb
)
9686 obj
= dev_priv
->fbdev
->fb
->obj
;
9689 fb
= &dev_priv
->fbdev
->fb
->base
;
9690 if (fb
->pitches
[0] < intel_framebuffer_pitch_for_width(mode
->hdisplay
,
9691 fb
->bits_per_pixel
))
9694 if (obj
->base
.size
< mode
->vdisplay
* fb
->pitches
[0])
9703 bool intel_get_load_detect_pipe(struct drm_connector
*connector
,
9704 struct drm_display_mode
*mode
,
9705 struct intel_load_detect_pipe
*old
,
9706 struct drm_modeset_acquire_ctx
*ctx
)
9708 struct intel_crtc
*intel_crtc
;
9709 struct intel_encoder
*intel_encoder
=
9710 intel_attached_encoder(connector
);
9711 struct drm_crtc
*possible_crtc
;
9712 struct drm_encoder
*encoder
= &intel_encoder
->base
;
9713 struct drm_crtc
*crtc
= NULL
;
9714 struct drm_device
*dev
= encoder
->dev
;
9715 struct drm_framebuffer
*fb
;
9716 struct drm_mode_config
*config
= &dev
->mode_config
;
9717 struct drm_atomic_state
*state
= NULL
;
9718 struct drm_connector_state
*connector_state
;
9719 struct intel_crtc_state
*crtc_state
;
9722 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
9723 connector
->base
.id
, connector
->name
,
9724 encoder
->base
.id
, encoder
->name
);
9727 ret
= drm_modeset_lock(&config
->connection_mutex
, ctx
);
9732 * Algorithm gets a little messy:
9734 * - if the connector already has an assigned crtc, use it (but make
9735 * sure it's on first)
9737 * - try to find the first unused crtc that can drive this connector,
9738 * and use that if we find one
9741 /* See if we already have a CRTC for this connector */
9742 if (encoder
->crtc
) {
9743 crtc
= encoder
->crtc
;
9745 ret
= drm_modeset_lock(&crtc
->mutex
, ctx
);
9748 ret
= drm_modeset_lock(&crtc
->primary
->mutex
, ctx
);
9752 old
->dpms_mode
= connector
->dpms
;
9753 old
->load_detect_temp
= false;
9755 /* Make sure the crtc and connector are running */
9756 if (connector
->dpms
!= DRM_MODE_DPMS_ON
)
9757 connector
->funcs
->dpms(connector
, DRM_MODE_DPMS_ON
);
9762 /* Find an unused one (if possible) */
9763 for_each_crtc(dev
, possible_crtc
) {
9765 if (!(encoder
->possible_crtcs
& (1 << i
)))
9767 if (possible_crtc
->state
->enable
)
9769 /* This can occur when applying the pipe A quirk on resume. */
9770 if (to_intel_crtc(possible_crtc
)->new_enabled
)
9773 crtc
= possible_crtc
;
9778 * If we didn't find an unused CRTC, don't use any.
9781 DRM_DEBUG_KMS("no pipe available for load-detect\n");
9785 ret
= drm_modeset_lock(&crtc
->mutex
, ctx
);
9788 ret
= drm_modeset_lock(&crtc
->primary
->mutex
, ctx
);
9791 intel_encoder
->new_crtc
= to_intel_crtc(crtc
);
9792 to_intel_connector(connector
)->new_encoder
= intel_encoder
;
9794 intel_crtc
= to_intel_crtc(crtc
);
9795 intel_crtc
->new_enabled
= true;
9796 old
->dpms_mode
= connector
->dpms
;
9797 old
->load_detect_temp
= true;
9798 old
->release_fb
= NULL
;
9800 state
= drm_atomic_state_alloc(dev
);
9804 state
->acquire_ctx
= ctx
;
9806 connector_state
= drm_atomic_get_connector_state(state
, connector
);
9807 if (IS_ERR(connector_state
)) {
9808 ret
= PTR_ERR(connector_state
);
9812 connector_state
->crtc
= crtc
;
9813 connector_state
->best_encoder
= &intel_encoder
->base
;
9815 crtc_state
= intel_atomic_get_crtc_state(state
, intel_crtc
);
9816 if (IS_ERR(crtc_state
)) {
9817 ret
= PTR_ERR(crtc_state
);
9821 crtc_state
->base
.enable
= true;
9824 mode
= &load_detect_mode
;
9826 /* We need a framebuffer large enough to accommodate all accesses
9827 * that the plane may generate whilst we perform load detection.
9828 * We can not rely on the fbcon either being present (we get called
9829 * during its initialisation to detect all boot displays, or it may
9830 * not even exist) or that it is large enough to satisfy the
9833 fb
= mode_fits_in_fbdev(dev
, mode
);
9835 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
9836 fb
= intel_framebuffer_create_for_mode(dev
, mode
, 24, 32);
9837 old
->release_fb
= fb
;
9839 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
9841 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
9845 if (intel_set_mode(crtc
, mode
, 0, 0, fb
, state
)) {
9846 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
9847 if (old
->release_fb
)
9848 old
->release_fb
->funcs
->destroy(old
->release_fb
);
9851 crtc
->primary
->crtc
= crtc
;
9853 /* let the connector get through one full cycle before testing */
9854 intel_wait_for_vblank(dev
, intel_crtc
->pipe
);
9858 intel_crtc
->new_enabled
= crtc
->state
->enable
;
9860 drm_atomic_state_free(state
);
9863 if (ret
== -EDEADLK
) {
9864 drm_modeset_backoff(ctx
);
9871 void intel_release_load_detect_pipe(struct drm_connector
*connector
,
9872 struct intel_load_detect_pipe
*old
,
9873 struct drm_modeset_acquire_ctx
*ctx
)
9875 struct drm_device
*dev
= connector
->dev
;
9876 struct intel_encoder
*intel_encoder
=
9877 intel_attached_encoder(connector
);
9878 struct drm_encoder
*encoder
= &intel_encoder
->base
;
9879 struct drm_crtc
*crtc
= encoder
->crtc
;
9880 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
9881 struct drm_atomic_state
*state
;
9882 struct drm_connector_state
*connector_state
;
9883 struct intel_crtc_state
*crtc_state
;
9885 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
9886 connector
->base
.id
, connector
->name
,
9887 encoder
->base
.id
, encoder
->name
);
9889 if (old
->load_detect_temp
) {
9890 state
= drm_atomic_state_alloc(dev
);
9894 state
->acquire_ctx
= ctx
;
9896 connector_state
= drm_atomic_get_connector_state(state
, connector
);
9897 if (IS_ERR(connector_state
))
9900 crtc_state
= intel_atomic_get_crtc_state(state
, intel_crtc
);
9901 if (IS_ERR(crtc_state
))
9904 to_intel_connector(connector
)->new_encoder
= NULL
;
9905 intel_encoder
->new_crtc
= NULL
;
9906 intel_crtc
->new_enabled
= false;
9908 connector_state
->best_encoder
= NULL
;
9909 connector_state
->crtc
= NULL
;
9911 crtc_state
->base
.enable
= false;
9913 intel_set_mode(crtc
, NULL
, 0, 0, NULL
, state
);
9915 drm_atomic_state_free(state
);
9917 if (old
->release_fb
) {
9918 drm_framebuffer_unregister_private(old
->release_fb
);
9919 drm_framebuffer_unreference(old
->release_fb
);
9925 /* Switch crtc and encoder back off if necessary */
9926 if (old
->dpms_mode
!= DRM_MODE_DPMS_ON
)
9927 connector
->funcs
->dpms(connector
, old
->dpms_mode
);
9931 DRM_DEBUG_KMS("Couldn't release load detect pipe.\n");
9932 drm_atomic_state_free(state
);
9935 static int i9xx_pll_refclk(struct drm_device
*dev
,
9936 const struct intel_crtc_state
*pipe_config
)
9938 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9939 u32 dpll
= pipe_config
->dpll_hw_state
.dpll
;
9941 if ((dpll
& PLL_REF_INPUT_MASK
) == PLLB_REF_INPUT_SPREADSPECTRUMIN
)
9942 return dev_priv
->vbt
.lvds_ssc_freq
;
9943 else if (HAS_PCH_SPLIT(dev
))
9945 else if (!IS_GEN2(dev
))
9951 /* Returns the clock of the currently programmed mode of the given pipe. */
9952 static void i9xx_crtc_clock_get(struct intel_crtc
*crtc
,
9953 struct intel_crtc_state
*pipe_config
)
9955 struct drm_device
*dev
= crtc
->base
.dev
;
9956 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
9957 int pipe
= pipe_config
->cpu_transcoder
;
9958 u32 dpll
= pipe_config
->dpll_hw_state
.dpll
;
9960 intel_clock_t clock
;
9961 int refclk
= i9xx_pll_refclk(dev
, pipe_config
);
9963 if ((dpll
& DISPLAY_RATE_SELECT_FPA1
) == 0)
9964 fp
= pipe_config
->dpll_hw_state
.fp0
;
9966 fp
= pipe_config
->dpll_hw_state
.fp1
;
9968 clock
.m1
= (fp
& FP_M1_DIV_MASK
) >> FP_M1_DIV_SHIFT
;
9969 if (IS_PINEVIEW(dev
)) {
9970 clock
.n
= ffs((fp
& FP_N_PINEVIEW_DIV_MASK
) >> FP_N_DIV_SHIFT
) - 1;
9971 clock
.m2
= (fp
& FP_M2_PINEVIEW_DIV_MASK
) >> FP_M2_DIV_SHIFT
;
9973 clock
.n
= (fp
& FP_N_DIV_MASK
) >> FP_N_DIV_SHIFT
;
9974 clock
.m2
= (fp
& FP_M2_DIV_MASK
) >> FP_M2_DIV_SHIFT
;
9977 if (!IS_GEN2(dev
)) {
9978 if (IS_PINEVIEW(dev
))
9979 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW
) >>
9980 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW
);
9982 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK
) >>
9983 DPLL_FPA01_P1_POST_DIV_SHIFT
);
9985 switch (dpll
& DPLL_MODE_MASK
) {
9986 case DPLLB_MODE_DAC_SERIAL
:
9987 clock
.p2
= dpll
& DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
?
9990 case DPLLB_MODE_LVDS
:
9991 clock
.p2
= dpll
& DPLLB_LVDS_P2_CLOCK_DIV_7
?
9995 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
9996 "mode\n", (int)(dpll
& DPLL_MODE_MASK
));
10000 if (IS_PINEVIEW(dev
))
10001 pineview_clock(refclk
, &clock
);
10003 i9xx_clock(refclk
, &clock
);
10005 u32 lvds
= IS_I830(dev
) ? 0 : I915_READ(LVDS
);
10006 bool is_lvds
= (pipe
== 1) && (lvds
& LVDS_PORT_EN
);
10009 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS
) >>
10010 DPLL_FPA01_P1_POST_DIV_SHIFT
);
10012 if (lvds
& LVDS_CLKB_POWER_UP
)
10017 if (dpll
& PLL_P1_DIVIDE_BY_TWO
)
10020 clock
.p1
= ((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_I830
) >>
10021 DPLL_FPA01_P1_POST_DIV_SHIFT
) + 2;
10023 if (dpll
& PLL_P2_DIVIDE_BY_4
)
10029 i9xx_clock(refclk
, &clock
);
10033 * This value includes pixel_multiplier. We will use
10034 * port_clock to compute adjusted_mode.crtc_clock in the
10035 * encoder's get_config() function.
10037 pipe_config
->port_clock
= clock
.dot
;
10040 int intel_dotclock_calculate(int link_freq
,
10041 const struct intel_link_m_n
*m_n
)
10044 * The calculation for the data clock is:
10045 * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp
10046 * But we want to avoid losing precison if possible, so:
10047 * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp))
10049 * and the link clock is simpler:
10050 * link_clock = (m * link_clock) / n
10056 return div_u64((u64
)m_n
->link_m
* link_freq
, m_n
->link_n
);
10059 static void ironlake_pch_clock_get(struct intel_crtc
*crtc
,
10060 struct intel_crtc_state
*pipe_config
)
10062 struct drm_device
*dev
= crtc
->base
.dev
;
10064 /* read out port_clock from the DPLL */
10065 i9xx_crtc_clock_get(crtc
, pipe_config
);
10068 * This value does not include pixel_multiplier.
10069 * We will check that port_clock and adjusted_mode.crtc_clock
10070 * agree once we know their relationship in the encoder's
10071 * get_config() function.
10073 pipe_config
->base
.adjusted_mode
.crtc_clock
=
10074 intel_dotclock_calculate(intel_fdi_link_freq(dev
) * 10000,
10075 &pipe_config
->fdi_m_n
);
10078 /** Returns the currently programmed mode of the given pipe. */
10079 struct drm_display_mode
*intel_crtc_mode_get(struct drm_device
*dev
,
10080 struct drm_crtc
*crtc
)
10082 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10083 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10084 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
10085 struct drm_display_mode
*mode
;
10086 struct intel_crtc_state pipe_config
;
10087 int htot
= I915_READ(HTOTAL(cpu_transcoder
));
10088 int hsync
= I915_READ(HSYNC(cpu_transcoder
));
10089 int vtot
= I915_READ(VTOTAL(cpu_transcoder
));
10090 int vsync
= I915_READ(VSYNC(cpu_transcoder
));
10091 enum pipe pipe
= intel_crtc
->pipe
;
10093 mode
= kzalloc(sizeof(*mode
), GFP_KERNEL
);
10098 * Construct a pipe_config sufficient for getting the clock info
10099 * back out of crtc_clock_get.
10101 * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need
10102 * to use a real value here instead.
10104 pipe_config
.cpu_transcoder
= (enum transcoder
) pipe
;
10105 pipe_config
.pixel_multiplier
= 1;
10106 pipe_config
.dpll_hw_state
.dpll
= I915_READ(DPLL(pipe
));
10107 pipe_config
.dpll_hw_state
.fp0
= I915_READ(FP0(pipe
));
10108 pipe_config
.dpll_hw_state
.fp1
= I915_READ(FP1(pipe
));
10109 i9xx_crtc_clock_get(intel_crtc
, &pipe_config
);
10111 mode
->clock
= pipe_config
.port_clock
/ pipe_config
.pixel_multiplier
;
10112 mode
->hdisplay
= (htot
& 0xffff) + 1;
10113 mode
->htotal
= ((htot
& 0xffff0000) >> 16) + 1;
10114 mode
->hsync_start
= (hsync
& 0xffff) + 1;
10115 mode
->hsync_end
= ((hsync
& 0xffff0000) >> 16) + 1;
10116 mode
->vdisplay
= (vtot
& 0xffff) + 1;
10117 mode
->vtotal
= ((vtot
& 0xffff0000) >> 16) + 1;
10118 mode
->vsync_start
= (vsync
& 0xffff) + 1;
10119 mode
->vsync_end
= ((vsync
& 0xffff0000) >> 16) + 1;
10121 drm_mode_set_name(mode
);
10126 static void intel_decrease_pllclock(struct drm_crtc
*crtc
)
10128 struct drm_device
*dev
= crtc
->dev
;
10129 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10130 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10132 if (!HAS_GMCH_DISPLAY(dev
))
10135 if (!dev_priv
->lvds_downclock_avail
)
10139 * Since this is called by a timer, we should never get here in
10142 if (!HAS_PIPE_CXSR(dev
) && intel_crtc
->lowfreq_avail
) {
10143 int pipe
= intel_crtc
->pipe
;
10144 int dpll_reg
= DPLL(pipe
);
10147 DRM_DEBUG_DRIVER("downclocking LVDS\n");
10149 assert_panel_unlocked(dev_priv
, pipe
);
10151 dpll
= I915_READ(dpll_reg
);
10152 dpll
|= DISPLAY_RATE_SELECT_FPA1
;
10153 I915_WRITE(dpll_reg
, dpll
);
10154 intel_wait_for_vblank(dev
, pipe
);
10155 dpll
= I915_READ(dpll_reg
);
10156 if (!(dpll
& DISPLAY_RATE_SELECT_FPA1
))
10157 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
10162 void intel_mark_busy(struct drm_device
*dev
)
10164 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10166 if (dev_priv
->mm
.busy
)
10169 intel_runtime_pm_get(dev_priv
);
10170 i915_update_gfx_val(dev_priv
);
10171 if (INTEL_INFO(dev
)->gen
>= 6)
10172 gen6_rps_busy(dev_priv
);
10173 dev_priv
->mm
.busy
= true;
10176 void intel_mark_idle(struct drm_device
*dev
)
10178 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10179 struct drm_crtc
*crtc
;
10181 if (!dev_priv
->mm
.busy
)
10184 dev_priv
->mm
.busy
= false;
10186 for_each_crtc(dev
, crtc
) {
10187 if (!crtc
->primary
->fb
)
10190 intel_decrease_pllclock(crtc
);
10193 if (INTEL_INFO(dev
)->gen
>= 6)
10194 gen6_rps_idle(dev
->dev_private
);
10196 intel_runtime_pm_put(dev_priv
);
10199 static void intel_crtc_set_state(struct intel_crtc
*crtc
,
10200 struct intel_crtc_state
*crtc_state
)
10202 kfree(crtc
->config
);
10203 crtc
->config
= crtc_state
;
10204 crtc
->base
.state
= &crtc_state
->base
;
10207 static void intel_crtc_destroy(struct drm_crtc
*crtc
)
10209 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10210 struct drm_device
*dev
= crtc
->dev
;
10211 struct intel_unpin_work
*work
;
10213 spin_lock_irq(&dev
->event_lock
);
10214 work
= intel_crtc
->unpin_work
;
10215 intel_crtc
->unpin_work
= NULL
;
10216 spin_unlock_irq(&dev
->event_lock
);
10219 cancel_work_sync(&work
->work
);
10223 intel_crtc_set_state(intel_crtc
, NULL
);
10224 drm_crtc_cleanup(crtc
);
10229 static void intel_unpin_work_fn(struct work_struct
*__work
)
10231 struct intel_unpin_work
*work
=
10232 container_of(__work
, struct intel_unpin_work
, work
);
10233 struct drm_device
*dev
= work
->crtc
->dev
;
10234 enum pipe pipe
= to_intel_crtc(work
->crtc
)->pipe
;
10236 mutex_lock(&dev
->struct_mutex
);
10237 intel_unpin_fb_obj(work
->old_fb
, work
->crtc
->primary
->state
);
10238 drm_gem_object_unreference(&work
->pending_flip_obj
->base
);
10240 intel_fbc_update(dev
);
10242 if (work
->flip_queued_req
)
10243 i915_gem_request_assign(&work
->flip_queued_req
, NULL
);
10244 mutex_unlock(&dev
->struct_mutex
);
10246 intel_frontbuffer_flip_complete(dev
, INTEL_FRONTBUFFER_PRIMARY(pipe
));
10247 drm_framebuffer_unreference(work
->old_fb
);
10249 BUG_ON(atomic_read(&to_intel_crtc(work
->crtc
)->unpin_work_count
) == 0);
10250 atomic_dec(&to_intel_crtc(work
->crtc
)->unpin_work_count
);
10255 static void do_intel_finish_page_flip(struct drm_device
*dev
,
10256 struct drm_crtc
*crtc
)
10258 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10259 struct intel_unpin_work
*work
;
10260 unsigned long flags
;
10262 /* Ignore early vblank irqs */
10263 if (intel_crtc
== NULL
)
10267 * This is called both by irq handlers and the reset code (to complete
10268 * lost pageflips) so needs the full irqsave spinlocks.
10270 spin_lock_irqsave(&dev
->event_lock
, flags
);
10271 work
= intel_crtc
->unpin_work
;
10273 /* Ensure we don't miss a work->pending update ... */
10276 if (work
== NULL
|| atomic_read(&work
->pending
) < INTEL_FLIP_COMPLETE
) {
10277 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
10281 page_flip_completed(intel_crtc
);
10283 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
10286 void intel_finish_page_flip(struct drm_device
*dev
, int pipe
)
10288 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10289 struct drm_crtc
*crtc
= dev_priv
->pipe_to_crtc_mapping
[pipe
];
10291 do_intel_finish_page_flip(dev
, crtc
);
10294 void intel_finish_page_flip_plane(struct drm_device
*dev
, int plane
)
10296 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10297 struct drm_crtc
*crtc
= dev_priv
->plane_to_crtc_mapping
[plane
];
10299 do_intel_finish_page_flip(dev
, crtc
);
10302 /* Is 'a' after or equal to 'b'? */
10303 static bool g4x_flip_count_after_eq(u32 a
, u32 b
)
10305 return !((a
- b
) & 0x80000000);
10308 static bool page_flip_finished(struct intel_crtc
*crtc
)
10310 struct drm_device
*dev
= crtc
->base
.dev
;
10311 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10313 if (i915_reset_in_progress(&dev_priv
->gpu_error
) ||
10314 crtc
->reset_counter
!= atomic_read(&dev_priv
->gpu_error
.reset_counter
))
10318 * The relevant registers doen't exist on pre-ctg.
10319 * As the flip done interrupt doesn't trigger for mmio
10320 * flips on gmch platforms, a flip count check isn't
10321 * really needed there. But since ctg has the registers,
10322 * include it in the check anyway.
10324 if (INTEL_INFO(dev
)->gen
< 5 && !IS_G4X(dev
))
10328 * A DSPSURFLIVE check isn't enough in case the mmio and CS flips
10329 * used the same base address. In that case the mmio flip might
10330 * have completed, but the CS hasn't even executed the flip yet.
10332 * A flip count check isn't enough as the CS might have updated
10333 * the base address just after start of vblank, but before we
10334 * managed to process the interrupt. This means we'd complete the
10335 * CS flip too soon.
10337 * Combining both checks should get us a good enough result. It may
10338 * still happen that the CS flip has been executed, but has not
10339 * yet actually completed. But in case the base address is the same
10340 * anyway, we don't really care.
10342 return (I915_READ(DSPSURFLIVE(crtc
->plane
)) & ~0xfff) ==
10343 crtc
->unpin_work
->gtt_offset
&&
10344 g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_GM45(crtc
->pipe
)),
10345 crtc
->unpin_work
->flip_count
);
10348 void intel_prepare_page_flip(struct drm_device
*dev
, int plane
)
10350 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10351 struct intel_crtc
*intel_crtc
=
10352 to_intel_crtc(dev_priv
->plane_to_crtc_mapping
[plane
]);
10353 unsigned long flags
;
10357 * This is called both by irq handlers and the reset code (to complete
10358 * lost pageflips) so needs the full irqsave spinlocks.
10360 * NB: An MMIO update of the plane base pointer will also
10361 * generate a page-flip completion irq, i.e. every modeset
10362 * is also accompanied by a spurious intel_prepare_page_flip().
10364 spin_lock_irqsave(&dev
->event_lock
, flags
);
10365 if (intel_crtc
->unpin_work
&& page_flip_finished(intel_crtc
))
10366 atomic_inc_not_zero(&intel_crtc
->unpin_work
->pending
);
10367 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
10370 static inline void intel_mark_page_flip_active(struct intel_crtc
*intel_crtc
)
10372 /* Ensure that the work item is consistent when activating it ... */
10374 atomic_set(&intel_crtc
->unpin_work
->pending
, INTEL_FLIP_PENDING
);
10375 /* and that it is marked active as soon as the irq could fire. */
10379 static int intel_gen2_queue_flip(struct drm_device
*dev
,
10380 struct drm_crtc
*crtc
,
10381 struct drm_framebuffer
*fb
,
10382 struct drm_i915_gem_object
*obj
,
10383 struct intel_engine_cs
*ring
,
10386 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10390 ret
= intel_ring_begin(ring
, 6);
10394 /* Can't queue multiple flips, so wait for the previous
10395 * one to finish before executing the next.
10397 if (intel_crtc
->plane
)
10398 flip_mask
= MI_WAIT_FOR_PLANE_B_FLIP
;
10400 flip_mask
= MI_WAIT_FOR_PLANE_A_FLIP
;
10401 intel_ring_emit(ring
, MI_WAIT_FOR_EVENT
| flip_mask
);
10402 intel_ring_emit(ring
, MI_NOOP
);
10403 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
10404 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
10405 intel_ring_emit(ring
, fb
->pitches
[0]);
10406 intel_ring_emit(ring
, intel_crtc
->unpin_work
->gtt_offset
);
10407 intel_ring_emit(ring
, 0); /* aux display base address, unused */
10409 intel_mark_page_flip_active(intel_crtc
);
10410 __intel_ring_advance(ring
);
10414 static int intel_gen3_queue_flip(struct drm_device
*dev
,
10415 struct drm_crtc
*crtc
,
10416 struct drm_framebuffer
*fb
,
10417 struct drm_i915_gem_object
*obj
,
10418 struct intel_engine_cs
*ring
,
10421 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10425 ret
= intel_ring_begin(ring
, 6);
10429 if (intel_crtc
->plane
)
10430 flip_mask
= MI_WAIT_FOR_PLANE_B_FLIP
;
10432 flip_mask
= MI_WAIT_FOR_PLANE_A_FLIP
;
10433 intel_ring_emit(ring
, MI_WAIT_FOR_EVENT
| flip_mask
);
10434 intel_ring_emit(ring
, MI_NOOP
);
10435 intel_ring_emit(ring
, MI_DISPLAY_FLIP_I915
|
10436 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
10437 intel_ring_emit(ring
, fb
->pitches
[0]);
10438 intel_ring_emit(ring
, intel_crtc
->unpin_work
->gtt_offset
);
10439 intel_ring_emit(ring
, MI_NOOP
);
10441 intel_mark_page_flip_active(intel_crtc
);
10442 __intel_ring_advance(ring
);
10446 static int intel_gen4_queue_flip(struct drm_device
*dev
,
10447 struct drm_crtc
*crtc
,
10448 struct drm_framebuffer
*fb
,
10449 struct drm_i915_gem_object
*obj
,
10450 struct intel_engine_cs
*ring
,
10453 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10454 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10455 uint32_t pf
, pipesrc
;
10458 ret
= intel_ring_begin(ring
, 4);
10462 /* i965+ uses the linear or tiled offsets from the
10463 * Display Registers (which do not change across a page-flip)
10464 * so we need only reprogram the base address.
10466 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
10467 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
10468 intel_ring_emit(ring
, fb
->pitches
[0]);
10469 intel_ring_emit(ring
, intel_crtc
->unpin_work
->gtt_offset
|
10472 /* XXX Enabling the panel-fitter across page-flip is so far
10473 * untested on non-native modes, so ignore it for now.
10474 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
10477 pipesrc
= I915_READ(PIPESRC(intel_crtc
->pipe
)) & 0x0fff0fff;
10478 intel_ring_emit(ring
, pf
| pipesrc
);
10480 intel_mark_page_flip_active(intel_crtc
);
10481 __intel_ring_advance(ring
);
10485 static int intel_gen6_queue_flip(struct drm_device
*dev
,
10486 struct drm_crtc
*crtc
,
10487 struct drm_framebuffer
*fb
,
10488 struct drm_i915_gem_object
*obj
,
10489 struct intel_engine_cs
*ring
,
10492 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10493 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10494 uint32_t pf
, pipesrc
;
10497 ret
= intel_ring_begin(ring
, 4);
10501 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
10502 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
10503 intel_ring_emit(ring
, fb
->pitches
[0] | obj
->tiling_mode
);
10504 intel_ring_emit(ring
, intel_crtc
->unpin_work
->gtt_offset
);
10506 /* Contrary to the suggestions in the documentation,
10507 * "Enable Panel Fitter" does not seem to be required when page
10508 * flipping with a non-native mode, and worse causes a normal
10510 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
10513 pipesrc
= I915_READ(PIPESRC(intel_crtc
->pipe
)) & 0x0fff0fff;
10514 intel_ring_emit(ring
, pf
| pipesrc
);
10516 intel_mark_page_flip_active(intel_crtc
);
10517 __intel_ring_advance(ring
);
10521 static int intel_gen7_queue_flip(struct drm_device
*dev
,
10522 struct drm_crtc
*crtc
,
10523 struct drm_framebuffer
*fb
,
10524 struct drm_i915_gem_object
*obj
,
10525 struct intel_engine_cs
*ring
,
10528 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10529 uint32_t plane_bit
= 0;
10532 switch (intel_crtc
->plane
) {
10534 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_A
;
10537 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_B
;
10540 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_C
;
10543 WARN_ONCE(1, "unknown plane in flip command\n");
10548 if (ring
->id
== RCS
) {
10551 * On Gen 8, SRM is now taking an extra dword to accommodate
10552 * 48bits addresses, and we need a NOOP for the batch size to
10560 * BSpec MI_DISPLAY_FLIP for IVB:
10561 * "The full packet must be contained within the same cache line."
10563 * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same
10564 * cacheline, if we ever start emitting more commands before
10565 * the MI_DISPLAY_FLIP we may need to first emit everything else,
10566 * then do the cacheline alignment, and finally emit the
10569 ret
= intel_ring_cacheline_align(ring
);
10573 ret
= intel_ring_begin(ring
, len
);
10577 /* Unmask the flip-done completion message. Note that the bspec says that
10578 * we should do this for both the BCS and RCS, and that we must not unmask
10579 * more than one flip event at any time (or ensure that one flip message
10580 * can be sent by waiting for flip-done prior to queueing new flips).
10581 * Experimentation says that BCS works despite DERRMR masking all
10582 * flip-done completion events and that unmasking all planes at once
10583 * for the RCS also doesn't appear to drop events. Setting the DERRMR
10584 * to zero does lead to lockups within MI_DISPLAY_FLIP.
10586 if (ring
->id
== RCS
) {
10587 intel_ring_emit(ring
, MI_LOAD_REGISTER_IMM(1));
10588 intel_ring_emit(ring
, DERRMR
);
10589 intel_ring_emit(ring
, ~(DERRMR_PIPEA_PRI_FLIP_DONE
|
10590 DERRMR_PIPEB_PRI_FLIP_DONE
|
10591 DERRMR_PIPEC_PRI_FLIP_DONE
));
10593 intel_ring_emit(ring
, MI_STORE_REGISTER_MEM_GEN8(1) |
10594 MI_SRM_LRM_GLOBAL_GTT
);
10596 intel_ring_emit(ring
, MI_STORE_REGISTER_MEM(1) |
10597 MI_SRM_LRM_GLOBAL_GTT
);
10598 intel_ring_emit(ring
, DERRMR
);
10599 intel_ring_emit(ring
, ring
->scratch
.gtt_offset
+ 256);
10600 if (IS_GEN8(dev
)) {
10601 intel_ring_emit(ring
, 0);
10602 intel_ring_emit(ring
, MI_NOOP
);
10606 intel_ring_emit(ring
, MI_DISPLAY_FLIP_I915
| plane_bit
);
10607 intel_ring_emit(ring
, (fb
->pitches
[0] | obj
->tiling_mode
));
10608 intel_ring_emit(ring
, intel_crtc
->unpin_work
->gtt_offset
);
10609 intel_ring_emit(ring
, (MI_NOOP
));
10611 intel_mark_page_flip_active(intel_crtc
);
10612 __intel_ring_advance(ring
);
10616 static bool use_mmio_flip(struct intel_engine_cs
*ring
,
10617 struct drm_i915_gem_object
*obj
)
10620 * This is not being used for older platforms, because
10621 * non-availability of flip done interrupt forces us to use
10622 * CS flips. Older platforms derive flip done using some clever
10623 * tricks involving the flip_pending status bits and vblank irqs.
10624 * So using MMIO flips there would disrupt this mechanism.
10630 if (INTEL_INFO(ring
->dev
)->gen
< 5)
10633 if (i915
.use_mmio_flip
< 0)
10635 else if (i915
.use_mmio_flip
> 0)
10637 else if (i915
.enable_execlists
)
10640 return ring
!= i915_gem_request_get_ring(obj
->last_read_req
);
10643 static void skl_do_mmio_flip(struct intel_crtc
*intel_crtc
)
10645 struct drm_device
*dev
= intel_crtc
->base
.dev
;
10646 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10647 struct drm_framebuffer
*fb
= intel_crtc
->base
.primary
->fb
;
10648 const enum pipe pipe
= intel_crtc
->pipe
;
10651 ctl
= I915_READ(PLANE_CTL(pipe
, 0));
10652 ctl
&= ~PLANE_CTL_TILED_MASK
;
10653 switch (fb
->modifier
[0]) {
10654 case DRM_FORMAT_MOD_NONE
:
10656 case I915_FORMAT_MOD_X_TILED
:
10657 ctl
|= PLANE_CTL_TILED_X
;
10659 case I915_FORMAT_MOD_Y_TILED
:
10660 ctl
|= PLANE_CTL_TILED_Y
;
10662 case I915_FORMAT_MOD_Yf_TILED
:
10663 ctl
|= PLANE_CTL_TILED_YF
;
10666 MISSING_CASE(fb
->modifier
[0]);
10670 * The stride is either expressed as a multiple of 64 bytes chunks for
10671 * linear buffers or in number of tiles for tiled buffers.
10673 stride
= fb
->pitches
[0] /
10674 intel_fb_stride_alignment(dev
, fb
->modifier
[0],
10678 * Both PLANE_CTL and PLANE_STRIDE are not updated on vblank but on
10679 * PLANE_SURF updates, the update is then guaranteed to be atomic.
10681 I915_WRITE(PLANE_CTL(pipe
, 0), ctl
);
10682 I915_WRITE(PLANE_STRIDE(pipe
, 0), stride
);
10684 I915_WRITE(PLANE_SURF(pipe
, 0), intel_crtc
->unpin_work
->gtt_offset
);
10685 POSTING_READ(PLANE_SURF(pipe
, 0));
10688 static void ilk_do_mmio_flip(struct intel_crtc
*intel_crtc
)
10690 struct drm_device
*dev
= intel_crtc
->base
.dev
;
10691 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10692 struct intel_framebuffer
*intel_fb
=
10693 to_intel_framebuffer(intel_crtc
->base
.primary
->fb
);
10694 struct drm_i915_gem_object
*obj
= intel_fb
->obj
;
10698 reg
= DSPCNTR(intel_crtc
->plane
);
10699 dspcntr
= I915_READ(reg
);
10701 if (obj
->tiling_mode
!= I915_TILING_NONE
)
10702 dspcntr
|= DISPPLANE_TILED
;
10704 dspcntr
&= ~DISPPLANE_TILED
;
10706 I915_WRITE(reg
, dspcntr
);
10708 I915_WRITE(DSPSURF(intel_crtc
->plane
),
10709 intel_crtc
->unpin_work
->gtt_offset
);
10710 POSTING_READ(DSPSURF(intel_crtc
->plane
));
10715 * XXX: This is the temporary way to update the plane registers until we get
10716 * around to using the usual plane update functions for MMIO flips
10718 static void intel_do_mmio_flip(struct intel_crtc
*intel_crtc
)
10720 struct drm_device
*dev
= intel_crtc
->base
.dev
;
10721 bool atomic_update
;
10722 u32 start_vbl_count
;
10724 intel_mark_page_flip_active(intel_crtc
);
10726 atomic_update
= intel_pipe_update_start(intel_crtc
, &start_vbl_count
);
10728 if (INTEL_INFO(dev
)->gen
>= 9)
10729 skl_do_mmio_flip(intel_crtc
);
10731 /* use_mmio_flip() retricts MMIO flips to ilk+ */
10732 ilk_do_mmio_flip(intel_crtc
);
10735 intel_pipe_update_end(intel_crtc
, start_vbl_count
);
10738 static void intel_mmio_flip_work_func(struct work_struct
*work
)
10740 struct intel_crtc
*crtc
=
10741 container_of(work
, struct intel_crtc
, mmio_flip
.work
);
10742 struct intel_mmio_flip
*mmio_flip
;
10744 mmio_flip
= &crtc
->mmio_flip
;
10745 if (mmio_flip
->req
)
10746 WARN_ON(__i915_wait_request(mmio_flip
->req
,
10747 crtc
->reset_counter
,
10748 false, NULL
, NULL
) != 0);
10750 intel_do_mmio_flip(crtc
);
10751 if (mmio_flip
->req
) {
10752 mutex_lock(&crtc
->base
.dev
->struct_mutex
);
10753 i915_gem_request_assign(&mmio_flip
->req
, NULL
);
10754 mutex_unlock(&crtc
->base
.dev
->struct_mutex
);
10758 static int intel_queue_mmio_flip(struct drm_device
*dev
,
10759 struct drm_crtc
*crtc
,
10760 struct drm_framebuffer
*fb
,
10761 struct drm_i915_gem_object
*obj
,
10762 struct intel_engine_cs
*ring
,
10765 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10767 i915_gem_request_assign(&intel_crtc
->mmio_flip
.req
,
10768 obj
->last_write_req
);
10770 schedule_work(&intel_crtc
->mmio_flip
.work
);
10775 static int intel_default_queue_flip(struct drm_device
*dev
,
10776 struct drm_crtc
*crtc
,
10777 struct drm_framebuffer
*fb
,
10778 struct drm_i915_gem_object
*obj
,
10779 struct intel_engine_cs
*ring
,
10785 static bool __intel_pageflip_stall_check(struct drm_device
*dev
,
10786 struct drm_crtc
*crtc
)
10788 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10789 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10790 struct intel_unpin_work
*work
= intel_crtc
->unpin_work
;
10793 if (atomic_read(&work
->pending
) >= INTEL_FLIP_COMPLETE
)
10796 if (!work
->enable_stall_check
)
10799 if (work
->flip_ready_vblank
== 0) {
10800 if (work
->flip_queued_req
&&
10801 !i915_gem_request_completed(work
->flip_queued_req
, true))
10804 work
->flip_ready_vblank
= drm_crtc_vblank_count(crtc
);
10807 if (drm_crtc_vblank_count(crtc
) - work
->flip_ready_vblank
< 3)
10810 /* Potential stall - if we see that the flip has happened,
10811 * assume a missed interrupt. */
10812 if (INTEL_INFO(dev
)->gen
>= 4)
10813 addr
= I915_HI_DISPBASE(I915_READ(DSPSURF(intel_crtc
->plane
)));
10815 addr
= I915_READ(DSPADDR(intel_crtc
->plane
));
10817 /* There is a potential issue here with a false positive after a flip
10818 * to the same address. We could address this by checking for a
10819 * non-incrementing frame counter.
10821 return addr
== work
->gtt_offset
;
10824 void intel_check_page_flip(struct drm_device
*dev
, int pipe
)
10826 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10827 struct drm_crtc
*crtc
= dev_priv
->pipe_to_crtc_mapping
[pipe
];
10828 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10829 struct intel_unpin_work
*work
;
10831 WARN_ON(!in_interrupt());
10836 spin_lock(&dev
->event_lock
);
10837 work
= intel_crtc
->unpin_work
;
10838 if (work
!= NULL
&& __intel_pageflip_stall_check(dev
, crtc
)) {
10839 WARN_ONCE(1, "Kicking stuck page flip: queued at %d, now %d\n",
10840 work
->flip_queued_vblank
, drm_vblank_count(dev
, pipe
));
10841 page_flip_completed(intel_crtc
);
10844 if (work
!= NULL
&&
10845 drm_vblank_count(dev
, pipe
) - work
->flip_queued_vblank
> 1)
10846 intel_queue_rps_boost_for_request(dev
, work
->flip_queued_req
);
10847 spin_unlock(&dev
->event_lock
);
10850 static int intel_crtc_page_flip(struct drm_crtc
*crtc
,
10851 struct drm_framebuffer
*fb
,
10852 struct drm_pending_vblank_event
*event
,
10853 uint32_t page_flip_flags
)
10855 struct drm_device
*dev
= crtc
->dev
;
10856 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
10857 struct drm_framebuffer
*old_fb
= crtc
->primary
->fb
;
10858 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
10859 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10860 struct drm_plane
*primary
= crtc
->primary
;
10861 enum pipe pipe
= intel_crtc
->pipe
;
10862 struct intel_unpin_work
*work
;
10863 struct intel_engine_cs
*ring
;
10868 * drm_mode_page_flip_ioctl() should already catch this, but double
10869 * check to be safe. In the future we may enable pageflipping from
10870 * a disabled primary plane.
10872 if (WARN_ON(intel_fb_obj(old_fb
) == NULL
))
10875 /* Can't change pixel format via MI display flips. */
10876 if (fb
->pixel_format
!= crtc
->primary
->fb
->pixel_format
)
10880 * TILEOFF/LINOFF registers can't be changed via MI display flips.
10881 * Note that pitch changes could also affect these register.
10883 if (INTEL_INFO(dev
)->gen
> 3 &&
10884 (fb
->offsets
[0] != crtc
->primary
->fb
->offsets
[0] ||
10885 fb
->pitches
[0] != crtc
->primary
->fb
->pitches
[0]))
10888 if (i915_terminally_wedged(&dev_priv
->gpu_error
))
10891 work
= kzalloc(sizeof(*work
), GFP_KERNEL
);
10895 work
->event
= event
;
10897 work
->old_fb
= old_fb
;
10898 INIT_WORK(&work
->work
, intel_unpin_work_fn
);
10900 ret
= drm_crtc_vblank_get(crtc
);
10904 /* We borrow the event spin lock for protecting unpin_work */
10905 spin_lock_irq(&dev
->event_lock
);
10906 if (intel_crtc
->unpin_work
) {
10907 /* Before declaring the flip queue wedged, check if
10908 * the hardware completed the operation behind our backs.
10910 if (__intel_pageflip_stall_check(dev
, crtc
)) {
10911 DRM_DEBUG_DRIVER("flip queue: previous flip completed, continuing\n");
10912 page_flip_completed(intel_crtc
);
10914 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
10915 spin_unlock_irq(&dev
->event_lock
);
10917 drm_crtc_vblank_put(crtc
);
10922 intel_crtc
->unpin_work
= work
;
10923 spin_unlock_irq(&dev
->event_lock
);
10925 if (atomic_read(&intel_crtc
->unpin_work_count
) >= 2)
10926 flush_workqueue(dev_priv
->wq
);
10928 /* Reference the objects for the scheduled work. */
10929 drm_framebuffer_reference(work
->old_fb
);
10930 drm_gem_object_reference(&obj
->base
);
10932 crtc
->primary
->fb
= fb
;
10933 update_state_fb(crtc
->primary
);
10935 work
->pending_flip_obj
= obj
;
10937 ret
= i915_mutex_lock_interruptible(dev
);
10941 atomic_inc(&intel_crtc
->unpin_work_count
);
10942 intel_crtc
->reset_counter
= atomic_read(&dev_priv
->gpu_error
.reset_counter
);
10944 if (INTEL_INFO(dev
)->gen
>= 5 || IS_G4X(dev
))
10945 work
->flip_count
= I915_READ(PIPE_FLIPCOUNT_GM45(pipe
)) + 1;
10947 if (IS_VALLEYVIEW(dev
)) {
10948 ring
= &dev_priv
->ring
[BCS
];
10949 if (obj
->tiling_mode
!= intel_fb_obj(work
->old_fb
)->tiling_mode
)
10950 /* vlv: DISPLAY_FLIP fails to change tiling */
10952 } else if (IS_IVYBRIDGE(dev
) || IS_HASWELL(dev
)) {
10953 ring
= &dev_priv
->ring
[BCS
];
10954 } else if (INTEL_INFO(dev
)->gen
>= 7) {
10955 ring
= i915_gem_request_get_ring(obj
->last_read_req
);
10956 if (ring
== NULL
|| ring
->id
!= RCS
)
10957 ring
= &dev_priv
->ring
[BCS
];
10959 ring
= &dev_priv
->ring
[RCS
];
10962 mmio_flip
= use_mmio_flip(ring
, obj
);
10964 /* When using CS flips, we want to emit semaphores between rings.
10965 * However, when using mmio flips we will create a task to do the
10966 * synchronisation, so all we want here is to pin the framebuffer
10967 * into the display plane and skip any waits.
10969 ret
= intel_pin_and_fence_fb_obj(crtc
->primary
, fb
,
10970 crtc
->primary
->state
,
10971 mmio_flip
? i915_gem_request_get_ring(obj
->last_read_req
) : ring
);
10973 goto cleanup_pending
;
10975 work
->gtt_offset
= intel_plane_obj_offset(to_intel_plane(primary
), obj
)
10976 + intel_crtc
->dspaddr_offset
;
10979 ret
= intel_queue_mmio_flip(dev
, crtc
, fb
, obj
, ring
,
10982 goto cleanup_unpin
;
10984 i915_gem_request_assign(&work
->flip_queued_req
,
10985 obj
->last_write_req
);
10987 ret
= dev_priv
->display
.queue_flip(dev
, crtc
, fb
, obj
, ring
,
10990 goto cleanup_unpin
;
10992 i915_gem_request_assign(&work
->flip_queued_req
,
10993 intel_ring_get_request(ring
));
10996 work
->flip_queued_vblank
= drm_crtc_vblank_count(crtc
);
10997 work
->enable_stall_check
= true;
10999 i915_gem_track_fb(intel_fb_obj(work
->old_fb
), obj
,
11000 INTEL_FRONTBUFFER_PRIMARY(pipe
));
11002 intel_fbc_disable(dev
);
11003 intel_frontbuffer_flip_prepare(dev
, INTEL_FRONTBUFFER_PRIMARY(pipe
));
11004 mutex_unlock(&dev
->struct_mutex
);
11006 trace_i915_flip_request(intel_crtc
->plane
, obj
);
11011 intel_unpin_fb_obj(fb
, crtc
->primary
->state
);
11013 atomic_dec(&intel_crtc
->unpin_work_count
);
11014 mutex_unlock(&dev
->struct_mutex
);
11016 crtc
->primary
->fb
= old_fb
;
11017 update_state_fb(crtc
->primary
);
11019 drm_gem_object_unreference_unlocked(&obj
->base
);
11020 drm_framebuffer_unreference(work
->old_fb
);
11022 spin_lock_irq(&dev
->event_lock
);
11023 intel_crtc
->unpin_work
= NULL
;
11024 spin_unlock_irq(&dev
->event_lock
);
11026 drm_crtc_vblank_put(crtc
);
11032 ret
= intel_plane_restore(primary
);
11033 if (ret
== 0 && event
) {
11034 spin_lock_irq(&dev
->event_lock
);
11035 drm_send_vblank_event(dev
, pipe
, event
);
11036 spin_unlock_irq(&dev
->event_lock
);
11042 static const struct drm_crtc_helper_funcs intel_helper_funcs
= {
11043 .mode_set_base_atomic
= intel_pipe_set_base_atomic
,
11044 .load_lut
= intel_crtc_load_lut
,
11045 .atomic_begin
= intel_begin_crtc_commit
,
11046 .atomic_flush
= intel_finish_crtc_commit
,
11050 * intel_modeset_update_staged_output_state
11052 * Updates the staged output configuration state, e.g. after we've read out the
11053 * current hw state.
11055 static void intel_modeset_update_staged_output_state(struct drm_device
*dev
)
11057 struct intel_crtc
*crtc
;
11058 struct intel_encoder
*encoder
;
11059 struct intel_connector
*connector
;
11061 for_each_intel_connector(dev
, connector
) {
11062 connector
->new_encoder
=
11063 to_intel_encoder(connector
->base
.encoder
);
11066 for_each_intel_encoder(dev
, encoder
) {
11067 encoder
->new_crtc
=
11068 to_intel_crtc(encoder
->base
.crtc
);
11071 for_each_intel_crtc(dev
, crtc
) {
11072 crtc
->new_enabled
= crtc
->base
.state
->enable
;
11076 /* Transitional helper to copy current connector/encoder state to
11077 * connector->state. This is needed so that code that is partially
11078 * converted to atomic does the right thing.
11080 static void intel_modeset_update_connector_atomic_state(struct drm_device
*dev
)
11082 struct intel_connector
*connector
;
11084 for_each_intel_connector(dev
, connector
) {
11085 if (connector
->base
.encoder
) {
11086 connector
->base
.state
->best_encoder
=
11087 connector
->base
.encoder
;
11088 connector
->base
.state
->crtc
=
11089 connector
->base
.encoder
->crtc
;
11091 connector
->base
.state
->best_encoder
= NULL
;
11092 connector
->base
.state
->crtc
= NULL
;
11098 * intel_modeset_commit_output_state
11100 * This function copies the stage display pipe configuration to the real one.
11102 static void intel_modeset_commit_output_state(struct drm_device
*dev
)
11104 struct intel_crtc
*crtc
;
11105 struct intel_encoder
*encoder
;
11106 struct intel_connector
*connector
;
11108 for_each_intel_connector(dev
, connector
) {
11109 connector
->base
.encoder
= &connector
->new_encoder
->base
;
11112 for_each_intel_encoder(dev
, encoder
) {
11113 encoder
->base
.crtc
= &encoder
->new_crtc
->base
;
11116 for_each_intel_crtc(dev
, crtc
) {
11117 crtc
->base
.state
->enable
= crtc
->new_enabled
;
11118 crtc
->base
.enabled
= crtc
->new_enabled
;
11121 intel_modeset_update_connector_atomic_state(dev
);
11125 connected_sink_compute_bpp(struct intel_connector
*connector
,
11126 struct intel_crtc_state
*pipe_config
)
11128 int bpp
= pipe_config
->pipe_bpp
;
11130 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n",
11131 connector
->base
.base
.id
,
11132 connector
->base
.name
);
11134 /* Don't use an invalid EDID bpc value */
11135 if (connector
->base
.display_info
.bpc
&&
11136 connector
->base
.display_info
.bpc
* 3 < bpp
) {
11137 DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n",
11138 bpp
, connector
->base
.display_info
.bpc
*3);
11139 pipe_config
->pipe_bpp
= connector
->base
.display_info
.bpc
*3;
11142 /* Clamp bpp to 8 on screens without EDID 1.4 */
11143 if (connector
->base
.display_info
.bpc
== 0 && bpp
> 24) {
11144 DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n",
11146 pipe_config
->pipe_bpp
= 24;
11151 compute_baseline_pipe_bpp(struct intel_crtc
*crtc
,
11152 struct intel_crtc_state
*pipe_config
)
11154 struct drm_device
*dev
= crtc
->base
.dev
;
11155 struct drm_atomic_state
*state
;
11156 struct drm_connector
*connector
;
11157 struct drm_connector_state
*connector_state
;
11160 if ((IS_G4X(dev
) || IS_VALLEYVIEW(dev
)))
11162 else if (INTEL_INFO(dev
)->gen
>= 5)
11168 pipe_config
->pipe_bpp
= bpp
;
11170 state
= pipe_config
->base
.state
;
11172 /* Clamp display bpp to EDID value */
11173 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
11174 if (connector_state
->crtc
!= &crtc
->base
)
11177 connected_sink_compute_bpp(to_intel_connector(connector
),
11184 static void intel_dump_crtc_timings(const struct drm_display_mode
*mode
)
11186 DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, "
11187 "type: 0x%x flags: 0x%x\n",
11189 mode
->crtc_hdisplay
, mode
->crtc_hsync_start
,
11190 mode
->crtc_hsync_end
, mode
->crtc_htotal
,
11191 mode
->crtc_vdisplay
, mode
->crtc_vsync_start
,
11192 mode
->crtc_vsync_end
, mode
->crtc_vtotal
, mode
->type
, mode
->flags
);
11195 static void intel_dump_pipe_config(struct intel_crtc
*crtc
,
11196 struct intel_crtc_state
*pipe_config
,
11197 const char *context
)
11199 struct drm_device
*dev
= crtc
->base
.dev
;
11200 struct drm_plane
*plane
;
11201 struct intel_plane
*intel_plane
;
11202 struct intel_plane_state
*state
;
11203 struct drm_framebuffer
*fb
;
11205 DRM_DEBUG_KMS("[CRTC:%d]%s config %p for pipe %c\n", crtc
->base
.base
.id
,
11206 context
, pipe_config
, pipe_name(crtc
->pipe
));
11208 DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config
->cpu_transcoder
));
11209 DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n",
11210 pipe_config
->pipe_bpp
, pipe_config
->dither
);
11211 DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
11212 pipe_config
->has_pch_encoder
,
11213 pipe_config
->fdi_lanes
,
11214 pipe_config
->fdi_m_n
.gmch_m
, pipe_config
->fdi_m_n
.gmch_n
,
11215 pipe_config
->fdi_m_n
.link_m
, pipe_config
->fdi_m_n
.link_n
,
11216 pipe_config
->fdi_m_n
.tu
);
11217 DRM_DEBUG_KMS("dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
11218 pipe_config
->has_dp_encoder
,
11219 pipe_config
->dp_m_n
.gmch_m
, pipe_config
->dp_m_n
.gmch_n
,
11220 pipe_config
->dp_m_n
.link_m
, pipe_config
->dp_m_n
.link_n
,
11221 pipe_config
->dp_m_n
.tu
);
11223 DRM_DEBUG_KMS("dp: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n",
11224 pipe_config
->has_dp_encoder
,
11225 pipe_config
->dp_m2_n2
.gmch_m
,
11226 pipe_config
->dp_m2_n2
.gmch_n
,
11227 pipe_config
->dp_m2_n2
.link_m
,
11228 pipe_config
->dp_m2_n2
.link_n
,
11229 pipe_config
->dp_m2_n2
.tu
);
11231 DRM_DEBUG_KMS("audio: %i, infoframes: %i\n",
11232 pipe_config
->has_audio
,
11233 pipe_config
->has_infoframe
);
11235 DRM_DEBUG_KMS("requested mode:\n");
11236 drm_mode_debug_printmodeline(&pipe_config
->base
.mode
);
11237 DRM_DEBUG_KMS("adjusted mode:\n");
11238 drm_mode_debug_printmodeline(&pipe_config
->base
.adjusted_mode
);
11239 intel_dump_crtc_timings(&pipe_config
->base
.adjusted_mode
);
11240 DRM_DEBUG_KMS("port clock: %d\n", pipe_config
->port_clock
);
11241 DRM_DEBUG_KMS("pipe src size: %dx%d\n",
11242 pipe_config
->pipe_src_w
, pipe_config
->pipe_src_h
);
11243 DRM_DEBUG_KMS("num_scalers: %d\n", crtc
->num_scalers
);
11244 DRM_DEBUG_KMS("scaler_users: 0x%x\n", pipe_config
->scaler_state
.scaler_users
);
11245 DRM_DEBUG_KMS("scaler id: %d\n", pipe_config
->scaler_state
.scaler_id
);
11246 DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n",
11247 pipe_config
->gmch_pfit
.control
,
11248 pipe_config
->gmch_pfit
.pgm_ratios
,
11249 pipe_config
->gmch_pfit
.lvds_border_bits
);
11250 DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n",
11251 pipe_config
->pch_pfit
.pos
,
11252 pipe_config
->pch_pfit
.size
,
11253 pipe_config
->pch_pfit
.enabled
? "enabled" : "disabled");
11254 DRM_DEBUG_KMS("ips: %i\n", pipe_config
->ips_enabled
);
11255 DRM_DEBUG_KMS("double wide: %i\n", pipe_config
->double_wide
);
11257 DRM_DEBUG_KMS("planes on this crtc\n");
11258 list_for_each_entry(plane
, &dev
->mode_config
.plane_list
, head
) {
11259 intel_plane
= to_intel_plane(plane
);
11260 if (intel_plane
->pipe
!= crtc
->pipe
)
11263 state
= to_intel_plane_state(plane
->state
);
11264 fb
= state
->base
.fb
;
11266 DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d "
11267 "disabled, scaler_id = %d\n",
11268 plane
->type
== DRM_PLANE_TYPE_CURSOR
? "CURSOR" : "STANDARD",
11269 plane
->base
.id
, intel_plane
->pipe
,
11270 (crtc
->base
.primary
== plane
) ? 0 : intel_plane
->plane
+ 1,
11271 drm_plane_index(plane
), state
->scaler_id
);
11275 DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d enabled",
11276 plane
->type
== DRM_PLANE_TYPE_CURSOR
? "CURSOR" : "STANDARD",
11277 plane
->base
.id
, intel_plane
->pipe
,
11278 crtc
->base
.primary
== plane
? 0 : intel_plane
->plane
+ 1,
11279 drm_plane_index(plane
));
11280 DRM_DEBUG_KMS("\tFB:%d, fb = %ux%u format = 0x%x",
11281 fb
->base
.id
, fb
->width
, fb
->height
, fb
->pixel_format
);
11282 DRM_DEBUG_KMS("\tscaler:%d src (%u, %u) %ux%u dst (%u, %u) %ux%u\n",
11284 state
->src
.x1
>> 16, state
->src
.y1
>> 16,
11285 drm_rect_width(&state
->src
) >> 16,
11286 drm_rect_height(&state
->src
) >> 16,
11287 state
->dst
.x1
, state
->dst
.y1
,
11288 drm_rect_width(&state
->dst
), drm_rect_height(&state
->dst
));
11292 static bool encoders_cloneable(const struct intel_encoder
*a
,
11293 const struct intel_encoder
*b
)
11295 /* masks could be asymmetric, so check both ways */
11296 return a
== b
|| (a
->cloneable
& (1 << b
->type
) &&
11297 b
->cloneable
& (1 << a
->type
));
11300 static bool check_single_encoder_cloning(struct drm_atomic_state
*state
,
11301 struct intel_crtc
*crtc
,
11302 struct intel_encoder
*encoder
)
11304 struct intel_encoder
*source_encoder
;
11305 struct drm_connector
*connector
;
11306 struct drm_connector_state
*connector_state
;
11309 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
11310 if (connector_state
->crtc
!= &crtc
->base
)
11314 to_intel_encoder(connector_state
->best_encoder
);
11315 if (!encoders_cloneable(encoder
, source_encoder
))
11322 static bool check_encoder_cloning(struct drm_atomic_state
*state
,
11323 struct intel_crtc
*crtc
)
11325 struct intel_encoder
*encoder
;
11326 struct drm_connector
*connector
;
11327 struct drm_connector_state
*connector_state
;
11330 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
11331 if (connector_state
->crtc
!= &crtc
->base
)
11334 encoder
= to_intel_encoder(connector_state
->best_encoder
);
11335 if (!check_single_encoder_cloning(state
, crtc
, encoder
))
11342 static bool check_digital_port_conflicts(struct drm_atomic_state
*state
)
11344 struct drm_device
*dev
= state
->dev
;
11345 struct intel_encoder
*encoder
;
11346 struct drm_connector
*connector
;
11347 struct drm_connector_state
*connector_state
;
11348 unsigned int used_ports
= 0;
11352 * Walk the connector list instead of the encoder
11353 * list to detect the problem on ddi platforms
11354 * where there's just one encoder per digital port.
11356 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
11357 if (!connector_state
->best_encoder
)
11360 encoder
= to_intel_encoder(connector_state
->best_encoder
);
11362 WARN_ON(!connector_state
->crtc
);
11364 switch (encoder
->type
) {
11365 unsigned int port_mask
;
11366 case INTEL_OUTPUT_UNKNOWN
:
11367 if (WARN_ON(!HAS_DDI(dev
)))
11369 case INTEL_OUTPUT_DISPLAYPORT
:
11370 case INTEL_OUTPUT_HDMI
:
11371 case INTEL_OUTPUT_EDP
:
11372 port_mask
= 1 << enc_to_dig_port(&encoder
->base
)->port
;
11374 /* the same port mustn't appear more than once */
11375 if (used_ports
& port_mask
)
11378 used_ports
|= port_mask
;
11388 clear_intel_crtc_state(struct intel_crtc_state
*crtc_state
)
11390 struct drm_crtc_state tmp_state
;
11391 struct intel_crtc_scaler_state scaler_state
;
11393 /* Clear only the intel specific part of the crtc state excluding scalers */
11394 tmp_state
= crtc_state
->base
;
11395 scaler_state
= crtc_state
->scaler_state
;
11396 memset(crtc_state
, 0, sizeof *crtc_state
);
11397 crtc_state
->base
= tmp_state
;
11398 crtc_state
->scaler_state
= scaler_state
;
11402 intel_modeset_pipe_config(struct drm_crtc
*crtc
,
11403 struct drm_display_mode
*mode
,
11404 struct drm_atomic_state
*state
,
11405 struct intel_crtc_state
*pipe_config
)
11407 struct intel_encoder
*encoder
;
11408 struct drm_connector
*connector
;
11409 struct drm_connector_state
*connector_state
;
11410 int base_bpp
, ret
= -EINVAL
;
11414 if (!check_encoder_cloning(state
, to_intel_crtc(crtc
))) {
11415 DRM_DEBUG_KMS("rejecting invalid cloning configuration\n");
11419 if (!check_digital_port_conflicts(state
)) {
11420 DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n");
11424 clear_intel_crtc_state(pipe_config
);
11426 pipe_config
->base
.crtc
= crtc
;
11427 drm_mode_copy(&pipe_config
->base
.adjusted_mode
, mode
);
11428 drm_mode_copy(&pipe_config
->base
.mode
, mode
);
11430 pipe_config
->cpu_transcoder
=
11431 (enum transcoder
) to_intel_crtc(crtc
)->pipe
;
11432 pipe_config
->shared_dpll
= DPLL_ID_PRIVATE
;
11435 * Sanitize sync polarity flags based on requested ones. If neither
11436 * positive or negative polarity is requested, treat this as meaning
11437 * negative polarity.
11439 if (!(pipe_config
->base
.adjusted_mode
.flags
&
11440 (DRM_MODE_FLAG_PHSYNC
| DRM_MODE_FLAG_NHSYNC
)))
11441 pipe_config
->base
.adjusted_mode
.flags
|= DRM_MODE_FLAG_NHSYNC
;
11443 if (!(pipe_config
->base
.adjusted_mode
.flags
&
11444 (DRM_MODE_FLAG_PVSYNC
| DRM_MODE_FLAG_NVSYNC
)))
11445 pipe_config
->base
.adjusted_mode
.flags
|= DRM_MODE_FLAG_NVSYNC
;
11447 /* Compute a starting value for pipe_config->pipe_bpp taking the source
11448 * plane pixel format and any sink constraints into account. Returns the
11449 * source plane bpp so that dithering can be selected on mismatches
11450 * after encoders and crtc also have had their say. */
11451 base_bpp
= compute_baseline_pipe_bpp(to_intel_crtc(crtc
),
11457 * Determine the real pipe dimensions. Note that stereo modes can
11458 * increase the actual pipe size due to the frame doubling and
11459 * insertion of additional space for blanks between the frame. This
11460 * is stored in the crtc timings. We use the requested mode to do this
11461 * computation to clearly distinguish it from the adjusted mode, which
11462 * can be changed by the connectors in the below retry loop.
11464 drm_crtc_get_hv_timing(&pipe_config
->base
.mode
,
11465 &pipe_config
->pipe_src_w
,
11466 &pipe_config
->pipe_src_h
);
11469 /* Ensure the port clock defaults are reset when retrying. */
11470 pipe_config
->port_clock
= 0;
11471 pipe_config
->pixel_multiplier
= 1;
11473 /* Fill in default crtc timings, allow encoders to overwrite them. */
11474 drm_mode_set_crtcinfo(&pipe_config
->base
.adjusted_mode
,
11475 CRTC_STEREO_DOUBLE
);
11477 /* Pass our mode to the connectors and the CRTC to give them a chance to
11478 * adjust it according to limitations or connector properties, and also
11479 * a chance to reject the mode entirely.
11481 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
11482 if (connector_state
->crtc
!= crtc
)
11485 encoder
= to_intel_encoder(connector_state
->best_encoder
);
11487 if (!(encoder
->compute_config(encoder
, pipe_config
))) {
11488 DRM_DEBUG_KMS("Encoder config failure\n");
11493 /* Set default port clock if not overwritten by the encoder. Needs to be
11494 * done afterwards in case the encoder adjusts the mode. */
11495 if (!pipe_config
->port_clock
)
11496 pipe_config
->port_clock
= pipe_config
->base
.adjusted_mode
.crtc_clock
11497 * pipe_config
->pixel_multiplier
;
11499 ret
= intel_crtc_compute_config(to_intel_crtc(crtc
), pipe_config
);
11501 DRM_DEBUG_KMS("CRTC fixup failed\n");
11505 if (ret
== RETRY
) {
11506 if (WARN(!retry
, "loop in pipe configuration computation\n")) {
11511 DRM_DEBUG_KMS("CRTC bw constrained, retrying\n");
11513 goto encoder_retry
;
11516 pipe_config
->dither
= pipe_config
->pipe_bpp
!= base_bpp
;
11517 DRM_DEBUG_KMS("plane bpp: %i, pipe bpp: %i, dithering: %i\n",
11518 base_bpp
, pipe_config
->pipe_bpp
, pipe_config
->dither
);
11525 /* Computes which crtcs are affected and sets the relevant bits in the mask. For
11526 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
11528 intel_modeset_affected_pipes(struct drm_crtc
*crtc
, unsigned *modeset_pipes
,
11529 unsigned *prepare_pipes
, unsigned *disable_pipes
)
11531 struct intel_crtc
*intel_crtc
;
11532 struct drm_device
*dev
= crtc
->dev
;
11533 struct intel_encoder
*encoder
;
11534 struct intel_connector
*connector
;
11535 struct drm_crtc
*tmp_crtc
;
11537 *disable_pipes
= *modeset_pipes
= *prepare_pipes
= 0;
11539 /* Check which crtcs have changed outputs connected to them, these need
11540 * to be part of the prepare_pipes mask. We don't (yet) support global
11541 * modeset across multiple crtcs, so modeset_pipes will only have one
11542 * bit set at most. */
11543 for_each_intel_connector(dev
, connector
) {
11544 if (connector
->base
.encoder
== &connector
->new_encoder
->base
)
11547 if (connector
->base
.encoder
) {
11548 tmp_crtc
= connector
->base
.encoder
->crtc
;
11550 *prepare_pipes
|= 1 << to_intel_crtc(tmp_crtc
)->pipe
;
11553 if (connector
->new_encoder
)
11555 1 << connector
->new_encoder
->new_crtc
->pipe
;
11558 for_each_intel_encoder(dev
, encoder
) {
11559 if (encoder
->base
.crtc
== &encoder
->new_crtc
->base
)
11562 if (encoder
->base
.crtc
) {
11563 tmp_crtc
= encoder
->base
.crtc
;
11565 *prepare_pipes
|= 1 << to_intel_crtc(tmp_crtc
)->pipe
;
11568 if (encoder
->new_crtc
)
11569 *prepare_pipes
|= 1 << encoder
->new_crtc
->pipe
;
11572 /* Check for pipes that will be enabled/disabled ... */
11573 for_each_intel_crtc(dev
, intel_crtc
) {
11574 if (intel_crtc
->base
.state
->enable
== intel_crtc
->new_enabled
)
11577 if (!intel_crtc
->new_enabled
)
11578 *disable_pipes
|= 1 << intel_crtc
->pipe
;
11580 *prepare_pipes
|= 1 << intel_crtc
->pipe
;
11584 /* set_mode is also used to update properties on life display pipes. */
11585 intel_crtc
= to_intel_crtc(crtc
);
11586 if (intel_crtc
->new_enabled
)
11587 *prepare_pipes
|= 1 << intel_crtc
->pipe
;
11590 * For simplicity do a full modeset on any pipe where the output routing
11591 * changed. We could be more clever, but that would require us to be
11592 * more careful with calling the relevant encoder->mode_set functions.
11594 if (*prepare_pipes
)
11595 *modeset_pipes
= *prepare_pipes
;
11597 /* ... and mask these out. */
11598 *modeset_pipes
&= ~(*disable_pipes
);
11599 *prepare_pipes
&= ~(*disable_pipes
);
11602 * HACK: We don't (yet) fully support global modesets. intel_set_config
11603 * obies this rule, but the modeset restore mode of
11604 * intel_modeset_setup_hw_state does not.
11606 *modeset_pipes
&= 1 << intel_crtc
->pipe
;
11607 *prepare_pipes
&= 1 << intel_crtc
->pipe
;
11609 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
11610 *modeset_pipes
, *prepare_pipes
, *disable_pipes
);
11613 static bool intel_crtc_in_use(struct drm_crtc
*crtc
)
11615 struct drm_encoder
*encoder
;
11616 struct drm_device
*dev
= crtc
->dev
;
11618 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, head
)
11619 if (encoder
->crtc
== crtc
)
11626 intel_modeset_update_state(struct drm_device
*dev
, unsigned prepare_pipes
)
11628 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
11629 struct intel_encoder
*intel_encoder
;
11630 struct intel_crtc
*intel_crtc
;
11631 struct drm_connector
*connector
;
11633 intel_shared_dpll_commit(dev_priv
);
11635 for_each_intel_encoder(dev
, intel_encoder
) {
11636 if (!intel_encoder
->base
.crtc
)
11639 intel_crtc
= to_intel_crtc(intel_encoder
->base
.crtc
);
11641 if (prepare_pipes
& (1 << intel_crtc
->pipe
))
11642 intel_encoder
->connectors_active
= false;
11645 intel_modeset_commit_output_state(dev
);
11647 /* Double check state. */
11648 for_each_intel_crtc(dev
, intel_crtc
) {
11649 WARN_ON(intel_crtc
->base
.state
->enable
!= intel_crtc_in_use(&intel_crtc
->base
));
11652 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
11653 if (!connector
->encoder
|| !connector
->encoder
->crtc
)
11656 intel_crtc
= to_intel_crtc(connector
->encoder
->crtc
);
11658 if (prepare_pipes
& (1 << intel_crtc
->pipe
)) {
11659 struct drm_property
*dpms_property
=
11660 dev
->mode_config
.dpms_property
;
11662 connector
->dpms
= DRM_MODE_DPMS_ON
;
11663 drm_object_property_set_value(&connector
->base
,
11667 intel_encoder
= to_intel_encoder(connector
->encoder
);
11668 intel_encoder
->connectors_active
= true;
11674 static bool intel_fuzzy_clock_check(int clock1
, int clock2
)
11678 if (clock1
== clock2
)
11681 if (!clock1
|| !clock2
)
11684 diff
= abs(clock1
- clock2
);
11686 if (((((diff
+ clock1
+ clock2
) * 100)) / (clock1
+ clock2
)) < 105)
11692 #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
11693 list_for_each_entry((intel_crtc), \
11694 &(dev)->mode_config.crtc_list, \
11696 if (mask & (1 <<(intel_crtc)->pipe))
11699 intel_pipe_config_compare(struct drm_device
*dev
,
11700 struct intel_crtc_state
*current_config
,
11701 struct intel_crtc_state
*pipe_config
)
11703 #define PIPE_CONF_CHECK_X(name) \
11704 if (current_config->name != pipe_config->name) { \
11705 DRM_ERROR("mismatch in " #name " " \
11706 "(expected 0x%08x, found 0x%08x)\n", \
11707 current_config->name, \
11708 pipe_config->name); \
11712 #define PIPE_CONF_CHECK_I(name) \
11713 if (current_config->name != pipe_config->name) { \
11714 DRM_ERROR("mismatch in " #name " " \
11715 "(expected %i, found %i)\n", \
11716 current_config->name, \
11717 pipe_config->name); \
11721 /* This is required for BDW+ where there is only one set of registers for
11722 * switching between high and low RR.
11723 * This macro can be used whenever a comparison has to be made between one
11724 * hw state and multiple sw state variables.
11726 #define PIPE_CONF_CHECK_I_ALT(name, alt_name) \
11727 if ((current_config->name != pipe_config->name) && \
11728 (current_config->alt_name != pipe_config->name)) { \
11729 DRM_ERROR("mismatch in " #name " " \
11730 "(expected %i or %i, found %i)\n", \
11731 current_config->name, \
11732 current_config->alt_name, \
11733 pipe_config->name); \
11737 #define PIPE_CONF_CHECK_FLAGS(name, mask) \
11738 if ((current_config->name ^ pipe_config->name) & (mask)) { \
11739 DRM_ERROR("mismatch in " #name "(" #mask ") " \
11740 "(expected %i, found %i)\n", \
11741 current_config->name & (mask), \
11742 pipe_config->name & (mask)); \
11746 #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \
11747 if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \
11748 DRM_ERROR("mismatch in " #name " " \
11749 "(expected %i, found %i)\n", \
11750 current_config->name, \
11751 pipe_config->name); \
11755 #define PIPE_CONF_QUIRK(quirk) \
11756 ((current_config->quirks | pipe_config->quirks) & (quirk))
11758 PIPE_CONF_CHECK_I(cpu_transcoder
);
11760 PIPE_CONF_CHECK_I(has_pch_encoder
);
11761 PIPE_CONF_CHECK_I(fdi_lanes
);
11762 PIPE_CONF_CHECK_I(fdi_m_n
.gmch_m
);
11763 PIPE_CONF_CHECK_I(fdi_m_n
.gmch_n
);
11764 PIPE_CONF_CHECK_I(fdi_m_n
.link_m
);
11765 PIPE_CONF_CHECK_I(fdi_m_n
.link_n
);
11766 PIPE_CONF_CHECK_I(fdi_m_n
.tu
);
11768 PIPE_CONF_CHECK_I(has_dp_encoder
);
11770 if (INTEL_INFO(dev
)->gen
< 8) {
11771 PIPE_CONF_CHECK_I(dp_m_n
.gmch_m
);
11772 PIPE_CONF_CHECK_I(dp_m_n
.gmch_n
);
11773 PIPE_CONF_CHECK_I(dp_m_n
.link_m
);
11774 PIPE_CONF_CHECK_I(dp_m_n
.link_n
);
11775 PIPE_CONF_CHECK_I(dp_m_n
.tu
);
11777 if (current_config
->has_drrs
) {
11778 PIPE_CONF_CHECK_I(dp_m2_n2
.gmch_m
);
11779 PIPE_CONF_CHECK_I(dp_m2_n2
.gmch_n
);
11780 PIPE_CONF_CHECK_I(dp_m2_n2
.link_m
);
11781 PIPE_CONF_CHECK_I(dp_m2_n2
.link_n
);
11782 PIPE_CONF_CHECK_I(dp_m2_n2
.tu
);
11785 PIPE_CONF_CHECK_I_ALT(dp_m_n
.gmch_m
, dp_m2_n2
.gmch_m
);
11786 PIPE_CONF_CHECK_I_ALT(dp_m_n
.gmch_n
, dp_m2_n2
.gmch_n
);
11787 PIPE_CONF_CHECK_I_ALT(dp_m_n
.link_m
, dp_m2_n2
.link_m
);
11788 PIPE_CONF_CHECK_I_ALT(dp_m_n
.link_n
, dp_m2_n2
.link_n
);
11789 PIPE_CONF_CHECK_I_ALT(dp_m_n
.tu
, dp_m2_n2
.tu
);
11792 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hdisplay
);
11793 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_htotal
);
11794 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hblank_start
);
11795 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hblank_end
);
11796 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hsync_start
);
11797 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hsync_end
);
11799 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vdisplay
);
11800 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vtotal
);
11801 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vblank_start
);
11802 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vblank_end
);
11803 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vsync_start
);
11804 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vsync_end
);
11806 PIPE_CONF_CHECK_I(pixel_multiplier
);
11807 PIPE_CONF_CHECK_I(has_hdmi_sink
);
11808 if ((INTEL_INFO(dev
)->gen
< 8 && !IS_HASWELL(dev
)) ||
11809 IS_VALLEYVIEW(dev
))
11810 PIPE_CONF_CHECK_I(limited_color_range
);
11811 PIPE_CONF_CHECK_I(has_infoframe
);
11813 PIPE_CONF_CHECK_I(has_audio
);
11815 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
11816 DRM_MODE_FLAG_INTERLACE
);
11818 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS
)) {
11819 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
11820 DRM_MODE_FLAG_PHSYNC
);
11821 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
11822 DRM_MODE_FLAG_NHSYNC
);
11823 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
11824 DRM_MODE_FLAG_PVSYNC
);
11825 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
11826 DRM_MODE_FLAG_NVSYNC
);
11829 PIPE_CONF_CHECK_I(pipe_src_w
);
11830 PIPE_CONF_CHECK_I(pipe_src_h
);
11833 * FIXME: BIOS likes to set up a cloned config with lvds+external
11834 * screen. Since we don't yet re-compute the pipe config when moving
11835 * just the lvds port away to another pipe the sw tracking won't match.
11837 * Proper atomic modesets with recomputed global state will fix this.
11838 * Until then just don't check gmch state for inherited modes.
11840 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_INHERITED_MODE
)) {
11841 PIPE_CONF_CHECK_I(gmch_pfit
.control
);
11842 /* pfit ratios are autocomputed by the hw on gen4+ */
11843 if (INTEL_INFO(dev
)->gen
< 4)
11844 PIPE_CONF_CHECK_I(gmch_pfit
.pgm_ratios
);
11845 PIPE_CONF_CHECK_I(gmch_pfit
.lvds_border_bits
);
11848 PIPE_CONF_CHECK_I(pch_pfit
.enabled
);
11849 if (current_config
->pch_pfit
.enabled
) {
11850 PIPE_CONF_CHECK_I(pch_pfit
.pos
);
11851 PIPE_CONF_CHECK_I(pch_pfit
.size
);
11854 PIPE_CONF_CHECK_I(scaler_state
.scaler_id
);
11856 /* BDW+ don't expose a synchronous way to read the state */
11857 if (IS_HASWELL(dev
))
11858 PIPE_CONF_CHECK_I(ips_enabled
);
11860 PIPE_CONF_CHECK_I(double_wide
);
11862 PIPE_CONF_CHECK_X(ddi_pll_sel
);
11864 PIPE_CONF_CHECK_I(shared_dpll
);
11865 PIPE_CONF_CHECK_X(dpll_hw_state
.dpll
);
11866 PIPE_CONF_CHECK_X(dpll_hw_state
.dpll_md
);
11867 PIPE_CONF_CHECK_X(dpll_hw_state
.fp0
);
11868 PIPE_CONF_CHECK_X(dpll_hw_state
.fp1
);
11869 PIPE_CONF_CHECK_X(dpll_hw_state
.wrpll
);
11870 PIPE_CONF_CHECK_X(dpll_hw_state
.ctrl1
);
11871 PIPE_CONF_CHECK_X(dpll_hw_state
.cfgcr1
);
11872 PIPE_CONF_CHECK_X(dpll_hw_state
.cfgcr2
);
11874 if (IS_G4X(dev
) || INTEL_INFO(dev
)->gen
>= 5)
11875 PIPE_CONF_CHECK_I(pipe_bpp
);
11877 PIPE_CONF_CHECK_CLOCK_FUZZY(base
.adjusted_mode
.crtc_clock
);
11878 PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock
);
11880 #undef PIPE_CONF_CHECK_X
11881 #undef PIPE_CONF_CHECK_I
11882 #undef PIPE_CONF_CHECK_I_ALT
11883 #undef PIPE_CONF_CHECK_FLAGS
11884 #undef PIPE_CONF_CHECK_CLOCK_FUZZY
11885 #undef PIPE_CONF_QUIRK
11890 static void check_wm_state(struct drm_device
*dev
)
11892 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
11893 struct skl_ddb_allocation hw_ddb
, *sw_ddb
;
11894 struct intel_crtc
*intel_crtc
;
11897 if (INTEL_INFO(dev
)->gen
< 9)
11900 skl_ddb_get_hw_state(dev_priv
, &hw_ddb
);
11901 sw_ddb
= &dev_priv
->wm
.skl_hw
.ddb
;
11903 for_each_intel_crtc(dev
, intel_crtc
) {
11904 struct skl_ddb_entry
*hw_entry
, *sw_entry
;
11905 const enum pipe pipe
= intel_crtc
->pipe
;
11907 if (!intel_crtc
->active
)
11911 for_each_plane(dev_priv
, pipe
, plane
) {
11912 hw_entry
= &hw_ddb
.plane
[pipe
][plane
];
11913 sw_entry
= &sw_ddb
->plane
[pipe
][plane
];
11915 if (skl_ddb_entry_equal(hw_entry
, sw_entry
))
11918 DRM_ERROR("mismatch in DDB state pipe %c plane %d "
11919 "(expected (%u,%u), found (%u,%u))\n",
11920 pipe_name(pipe
), plane
+ 1,
11921 sw_entry
->start
, sw_entry
->end
,
11922 hw_entry
->start
, hw_entry
->end
);
11926 hw_entry
= &hw_ddb
.cursor
[pipe
];
11927 sw_entry
= &sw_ddb
->cursor
[pipe
];
11929 if (skl_ddb_entry_equal(hw_entry
, sw_entry
))
11932 DRM_ERROR("mismatch in DDB state pipe %c cursor "
11933 "(expected (%u,%u), found (%u,%u))\n",
11935 sw_entry
->start
, sw_entry
->end
,
11936 hw_entry
->start
, hw_entry
->end
);
11941 check_connector_state(struct drm_device
*dev
)
11943 struct intel_connector
*connector
;
11945 for_each_intel_connector(dev
, connector
) {
11946 /* This also checks the encoder/connector hw state with the
11947 * ->get_hw_state callbacks. */
11948 intel_connector_check_state(connector
);
11950 I915_STATE_WARN(&connector
->new_encoder
->base
!= connector
->base
.encoder
,
11951 "connector's staged encoder doesn't match current encoder\n");
11956 check_encoder_state(struct drm_device
*dev
)
11958 struct intel_encoder
*encoder
;
11959 struct intel_connector
*connector
;
11961 for_each_intel_encoder(dev
, encoder
) {
11962 bool enabled
= false;
11963 bool active
= false;
11964 enum pipe pipe
, tracked_pipe
;
11966 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
11967 encoder
->base
.base
.id
,
11968 encoder
->base
.name
);
11970 I915_STATE_WARN(&encoder
->new_crtc
->base
!= encoder
->base
.crtc
,
11971 "encoder's stage crtc doesn't match current crtc\n");
11972 I915_STATE_WARN(encoder
->connectors_active
&& !encoder
->base
.crtc
,
11973 "encoder's active_connectors set, but no crtc\n");
11975 for_each_intel_connector(dev
, connector
) {
11976 if (connector
->base
.encoder
!= &encoder
->base
)
11979 if (connector
->base
.dpms
!= DRM_MODE_DPMS_OFF
)
11983 * for MST connectors if we unplug the connector is gone
11984 * away but the encoder is still connected to a crtc
11985 * until a modeset happens in response to the hotplug.
11987 if (!enabled
&& encoder
->base
.encoder_type
== DRM_MODE_ENCODER_DPMST
)
11990 I915_STATE_WARN(!!encoder
->base
.crtc
!= enabled
,
11991 "encoder's enabled state mismatch "
11992 "(expected %i, found %i)\n",
11993 !!encoder
->base
.crtc
, enabled
);
11994 I915_STATE_WARN(active
&& !encoder
->base
.crtc
,
11995 "active encoder with no crtc\n");
11997 I915_STATE_WARN(encoder
->connectors_active
!= active
,
11998 "encoder's computed active state doesn't match tracked active state "
11999 "(expected %i, found %i)\n", active
, encoder
->connectors_active
);
12001 active
= encoder
->get_hw_state(encoder
, &pipe
);
12002 I915_STATE_WARN(active
!= encoder
->connectors_active
,
12003 "encoder's hw state doesn't match sw tracking "
12004 "(expected %i, found %i)\n",
12005 encoder
->connectors_active
, active
);
12007 if (!encoder
->base
.crtc
)
12010 tracked_pipe
= to_intel_crtc(encoder
->base
.crtc
)->pipe
;
12011 I915_STATE_WARN(active
&& pipe
!= tracked_pipe
,
12012 "active encoder's pipe doesn't match"
12013 "(expected %i, found %i)\n",
12014 tracked_pipe
, pipe
);
12020 check_crtc_state(struct drm_device
*dev
)
12022 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
12023 struct intel_crtc
*crtc
;
12024 struct intel_encoder
*encoder
;
12025 struct intel_crtc_state pipe_config
;
12027 for_each_intel_crtc(dev
, crtc
) {
12028 bool enabled
= false;
12029 bool active
= false;
12031 memset(&pipe_config
, 0, sizeof(pipe_config
));
12033 DRM_DEBUG_KMS("[CRTC:%d]\n",
12034 crtc
->base
.base
.id
);
12036 I915_STATE_WARN(crtc
->active
&& !crtc
->base
.state
->enable
,
12037 "active crtc, but not enabled in sw tracking\n");
12039 for_each_intel_encoder(dev
, encoder
) {
12040 if (encoder
->base
.crtc
!= &crtc
->base
)
12043 if (encoder
->connectors_active
)
12047 I915_STATE_WARN(active
!= crtc
->active
,
12048 "crtc's computed active state doesn't match tracked active state "
12049 "(expected %i, found %i)\n", active
, crtc
->active
);
12050 I915_STATE_WARN(enabled
!= crtc
->base
.state
->enable
,
12051 "crtc's computed enabled state doesn't match tracked enabled state "
12052 "(expected %i, found %i)\n", enabled
,
12053 crtc
->base
.state
->enable
);
12055 active
= dev_priv
->display
.get_pipe_config(crtc
,
12058 /* hw state is inconsistent with the pipe quirk */
12059 if ((crtc
->pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
12060 (crtc
->pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
12061 active
= crtc
->active
;
12063 for_each_intel_encoder(dev
, encoder
) {
12065 if (encoder
->base
.crtc
!= &crtc
->base
)
12067 if (encoder
->get_hw_state(encoder
, &pipe
))
12068 encoder
->get_config(encoder
, &pipe_config
);
12071 I915_STATE_WARN(crtc
->active
!= active
,
12072 "crtc active state doesn't match with hw state "
12073 "(expected %i, found %i)\n", crtc
->active
, active
);
12076 !intel_pipe_config_compare(dev
, crtc
->config
, &pipe_config
)) {
12077 I915_STATE_WARN(1, "pipe state doesn't match!\n");
12078 intel_dump_pipe_config(crtc
, &pipe_config
,
12080 intel_dump_pipe_config(crtc
, crtc
->config
,
12087 check_shared_dpll_state(struct drm_device
*dev
)
12089 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
12090 struct intel_crtc
*crtc
;
12091 struct intel_dpll_hw_state dpll_hw_state
;
12094 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
12095 struct intel_shared_dpll
*pll
= &dev_priv
->shared_dplls
[i
];
12096 int enabled_crtcs
= 0, active_crtcs
= 0;
12099 memset(&dpll_hw_state
, 0, sizeof(dpll_hw_state
));
12101 DRM_DEBUG_KMS("%s\n", pll
->name
);
12103 active
= pll
->get_hw_state(dev_priv
, pll
, &dpll_hw_state
);
12105 I915_STATE_WARN(pll
->active
> hweight32(pll
->config
.crtc_mask
),
12106 "more active pll users than references: %i vs %i\n",
12107 pll
->active
, hweight32(pll
->config
.crtc_mask
));
12108 I915_STATE_WARN(pll
->active
&& !pll
->on
,
12109 "pll in active use but not on in sw tracking\n");
12110 I915_STATE_WARN(pll
->on
&& !pll
->active
,
12111 "pll in on but not on in use in sw tracking\n");
12112 I915_STATE_WARN(pll
->on
!= active
,
12113 "pll on state mismatch (expected %i, found %i)\n",
12116 for_each_intel_crtc(dev
, crtc
) {
12117 if (crtc
->base
.state
->enable
&& intel_crtc_to_shared_dpll(crtc
) == pll
)
12119 if (crtc
->active
&& intel_crtc_to_shared_dpll(crtc
) == pll
)
12122 I915_STATE_WARN(pll
->active
!= active_crtcs
,
12123 "pll active crtcs mismatch (expected %i, found %i)\n",
12124 pll
->active
, active_crtcs
);
12125 I915_STATE_WARN(hweight32(pll
->config
.crtc_mask
) != enabled_crtcs
,
12126 "pll enabled crtcs mismatch (expected %i, found %i)\n",
12127 hweight32(pll
->config
.crtc_mask
), enabled_crtcs
);
12129 I915_STATE_WARN(pll
->on
&& memcmp(&pll
->config
.hw_state
, &dpll_hw_state
,
12130 sizeof(dpll_hw_state
)),
12131 "pll hw state mismatch\n");
12136 intel_modeset_check_state(struct drm_device
*dev
)
12138 check_wm_state(dev
);
12139 check_connector_state(dev
);
12140 check_encoder_state(dev
);
12141 check_crtc_state(dev
);
12142 check_shared_dpll_state(dev
);
12145 void ironlake_check_encoder_dotclock(const struct intel_crtc_state
*pipe_config
,
12149 * FDI already provided one idea for the dotclock.
12150 * Yell if the encoder disagrees.
12152 WARN(!intel_fuzzy_clock_check(pipe_config
->base
.adjusted_mode
.crtc_clock
, dotclock
),
12153 "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n",
12154 pipe_config
->base
.adjusted_mode
.crtc_clock
, dotclock
);
12157 static void update_scanline_offset(struct intel_crtc
*crtc
)
12159 struct drm_device
*dev
= crtc
->base
.dev
;
12162 * The scanline counter increments at the leading edge of hsync.
12164 * On most platforms it starts counting from vtotal-1 on the
12165 * first active line. That means the scanline counter value is
12166 * always one less than what we would expect. Ie. just after
12167 * start of vblank, which also occurs at start of hsync (on the
12168 * last active line), the scanline counter will read vblank_start-1.
12170 * On gen2 the scanline counter starts counting from 1 instead
12171 * of vtotal-1, so we have to subtract one (or rather add vtotal-1
12172 * to keep the value positive), instead of adding one.
12174 * On HSW+ the behaviour of the scanline counter depends on the output
12175 * type. For DP ports it behaves like most other platforms, but on HDMI
12176 * there's an extra 1 line difference. So we need to add two instead of
12177 * one to the value.
12179 if (IS_GEN2(dev
)) {
12180 const struct drm_display_mode
*mode
= &crtc
->config
->base
.adjusted_mode
;
12183 vtotal
= mode
->crtc_vtotal
;
12184 if (mode
->flags
& DRM_MODE_FLAG_INTERLACE
)
12187 crtc
->scanline_offset
= vtotal
- 1;
12188 } else if (HAS_DDI(dev
) &&
12189 intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
)) {
12190 crtc
->scanline_offset
= 2;
12192 crtc
->scanline_offset
= 1;
12195 static struct intel_crtc_state
*
12196 intel_modeset_compute_config(struct drm_crtc
*crtc
,
12197 struct drm_display_mode
*mode
,
12198 struct drm_atomic_state
*state
,
12199 unsigned *modeset_pipes
,
12200 unsigned *prepare_pipes
,
12201 unsigned *disable_pipes
)
12203 struct intel_crtc_state
*pipe_config
;
12206 ret
= drm_atomic_add_affected_connectors(state
, crtc
);
12208 return ERR_PTR(ret
);
12210 intel_modeset_affected_pipes(crtc
, modeset_pipes
,
12211 prepare_pipes
, disable_pipes
);
12214 * Note this needs changes when we start tracking multiple modes
12215 * and crtcs. At that point we'll need to compute the whole config
12216 * (i.e. one pipe_config for each crtc) rather than just the one
12219 pipe_config
= intel_atomic_get_crtc_state(state
, to_intel_crtc(crtc
));
12220 if (IS_ERR(pipe_config
))
12221 return pipe_config
;
12223 if (!pipe_config
->base
.enable
)
12224 return pipe_config
;
12226 ret
= intel_modeset_pipe_config(crtc
, mode
, state
, pipe_config
);
12228 return ERR_PTR(ret
);
12230 intel_dump_pipe_config(to_intel_crtc(crtc
), pipe_config
,"[modeset]");
12232 return pipe_config
;
12235 static int __intel_set_mode_setup_plls(struct drm_atomic_state
*state
,
12236 unsigned modeset_pipes
,
12237 unsigned disable_pipes
)
12239 struct drm_device
*dev
= state
->dev
;
12240 struct drm_i915_private
*dev_priv
= to_i915(dev
);
12241 unsigned clear_pipes
= modeset_pipes
| disable_pipes
;
12242 struct intel_crtc
*intel_crtc
;
12245 if (!dev_priv
->display
.crtc_compute_clock
)
12248 ret
= intel_shared_dpll_start_config(dev_priv
, clear_pipes
);
12252 for_each_intel_crtc_masked(dev
, modeset_pipes
, intel_crtc
) {
12253 struct intel_crtc_state
*crtc_state
=
12254 intel_atomic_get_crtc_state(state
, intel_crtc
);
12256 /* Modeset pipes should have a new state by now */
12257 if (WARN_ON(IS_ERR(crtc_state
)))
12260 ret
= dev_priv
->display
.crtc_compute_clock(intel_crtc
,
12263 intel_shared_dpll_abort_config(dev_priv
);
12272 static int __intel_set_mode(struct drm_crtc
*crtc
,
12273 struct drm_display_mode
*mode
,
12274 int x
, int y
, struct drm_framebuffer
*fb
,
12275 struct intel_crtc_state
*pipe_config
,
12276 unsigned modeset_pipes
,
12277 unsigned prepare_pipes
,
12278 unsigned disable_pipes
)
12280 struct drm_device
*dev
= crtc
->dev
;
12281 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
12282 struct drm_display_mode
*saved_mode
;
12283 struct drm_atomic_state
*state
= pipe_config
->base
.state
;
12284 struct intel_crtc_state
*crtc_state_copy
= NULL
;
12285 struct intel_crtc
*intel_crtc
;
12288 saved_mode
= kmalloc(sizeof(*saved_mode
), GFP_KERNEL
);
12292 crtc_state_copy
= kmalloc(sizeof(*crtc_state_copy
), GFP_KERNEL
);
12293 if (!crtc_state_copy
) {
12298 *saved_mode
= crtc
->mode
;
12301 * See if the config requires any additional preparation, e.g.
12302 * to adjust global state with pipes off. We need to do this
12303 * here so we can get the modeset_pipe updated config for the new
12304 * mode set on this crtc. For other crtcs we need to use the
12305 * adjusted_mode bits in the crtc directly.
12307 if (IS_VALLEYVIEW(dev
) || IS_BROXTON(dev
)) {
12308 ret
= valleyview_modeset_global_pipes(state
, &prepare_pipes
);
12312 /* may have added more to prepare_pipes than we should */
12313 prepare_pipes
&= ~disable_pipes
;
12316 ret
= __intel_set_mode_setup_plls(state
, modeset_pipes
, disable_pipes
);
12320 for_each_intel_crtc_masked(dev
, disable_pipes
, intel_crtc
)
12321 intel_crtc_disable(&intel_crtc
->base
);
12323 for_each_intel_crtc_masked(dev
, prepare_pipes
, intel_crtc
) {
12324 if (intel_crtc
->base
.state
->enable
) {
12325 intel_crtc_disable_planes(&intel_crtc
->base
);
12326 dev_priv
->display
.crtc_disable(&intel_crtc
->base
);
12330 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
12331 * to set it here already despite that we pass it down the callchain.
12333 * Note we'll need to fix this up when we start tracking multiple
12334 * pipes; here we assume a single modeset_pipe and only track the
12335 * single crtc and mode.
12337 if (modeset_pipes
) {
12338 crtc
->mode
= *mode
;
12339 /* mode_set/enable/disable functions rely on a correct pipe
12341 intel_crtc_set_state(to_intel_crtc(crtc
), pipe_config
);
12344 * Calculate and store various constants which
12345 * are later needed by vblank and swap-completion
12346 * timestamping. They are derived from true hwmode.
12348 drm_calc_timestamping_constants(crtc
,
12349 &pipe_config
->base
.adjusted_mode
);
12352 /* Only after disabling all output pipelines that will be changed can we
12353 * update the the output configuration. */
12354 intel_modeset_update_state(dev
, prepare_pipes
);
12356 modeset_update_crtc_power_domains(state
);
12358 for_each_intel_crtc_masked(dev
, modeset_pipes
, intel_crtc
) {
12359 struct drm_plane
*primary
= intel_crtc
->base
.primary
;
12360 int vdisplay
, hdisplay
;
12362 drm_crtc_get_hv_timing(mode
, &hdisplay
, &vdisplay
);
12363 ret
= drm_plane_helper_update(primary
, &intel_crtc
->base
,
12365 hdisplay
, vdisplay
,
12367 hdisplay
<< 16, vdisplay
<< 16);
12370 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
12371 for_each_intel_crtc_masked(dev
, prepare_pipes
, intel_crtc
) {
12372 update_scanline_offset(intel_crtc
);
12374 dev_priv
->display
.crtc_enable(&intel_crtc
->base
);
12375 intel_crtc_enable_planes(&intel_crtc
->base
);
12378 /* FIXME: add subpixel order */
12380 if (ret
&& crtc
->state
->enable
)
12381 crtc
->mode
= *saved_mode
;
12383 if (ret
== 0 && pipe_config
) {
12384 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
12386 /* The pipe_config will be freed with the atomic state, so
12388 memcpy(crtc_state_copy
, intel_crtc
->config
,
12389 sizeof *crtc_state_copy
);
12390 intel_crtc
->config
= crtc_state_copy
;
12391 intel_crtc
->base
.state
= &crtc_state_copy
->base
;
12393 kfree(crtc_state_copy
);
12400 static int intel_set_mode_pipes(struct drm_crtc
*crtc
,
12401 struct drm_display_mode
*mode
,
12402 int x
, int y
, struct drm_framebuffer
*fb
,
12403 struct intel_crtc_state
*pipe_config
,
12404 unsigned modeset_pipes
,
12405 unsigned prepare_pipes
,
12406 unsigned disable_pipes
)
12410 ret
= __intel_set_mode(crtc
, mode
, x
, y
, fb
, pipe_config
, modeset_pipes
,
12411 prepare_pipes
, disable_pipes
);
12414 intel_modeset_check_state(crtc
->dev
);
12419 static int intel_set_mode(struct drm_crtc
*crtc
,
12420 struct drm_display_mode
*mode
,
12421 int x
, int y
, struct drm_framebuffer
*fb
,
12422 struct drm_atomic_state
*state
)
12424 struct intel_crtc_state
*pipe_config
;
12425 unsigned modeset_pipes
, prepare_pipes
, disable_pipes
;
12428 pipe_config
= intel_modeset_compute_config(crtc
, mode
, state
,
12433 if (IS_ERR(pipe_config
)) {
12434 ret
= PTR_ERR(pipe_config
);
12438 ret
= intel_set_mode_pipes(crtc
, mode
, x
, y
, fb
, pipe_config
,
12439 modeset_pipes
, prepare_pipes
,
12448 void intel_crtc_restore_mode(struct drm_crtc
*crtc
)
12450 struct drm_device
*dev
= crtc
->dev
;
12451 struct drm_atomic_state
*state
;
12452 struct intel_crtc
*intel_crtc
;
12453 struct intel_encoder
*encoder
;
12454 struct intel_connector
*connector
;
12455 struct drm_connector_state
*connector_state
;
12456 struct intel_crtc_state
*crtc_state
;
12458 state
= drm_atomic_state_alloc(dev
);
12460 DRM_DEBUG_KMS("[CRTC:%d] mode restore failed, out of memory",
12465 state
->acquire_ctx
= dev
->mode_config
.acquire_ctx
;
12467 /* The force restore path in the HW readout code relies on the staged
12468 * config still keeping the user requested config while the actual
12469 * state has been overwritten by the configuration read from HW. We
12470 * need to copy the staged config to the atomic state, otherwise the
12471 * mode set will just reapply the state the HW is already in. */
12472 for_each_intel_encoder(dev
, encoder
) {
12473 if (&encoder
->new_crtc
->base
!= crtc
)
12476 for_each_intel_connector(dev
, connector
) {
12477 if (connector
->new_encoder
!= encoder
)
12480 connector_state
= drm_atomic_get_connector_state(state
, &connector
->base
);
12481 if (IS_ERR(connector_state
)) {
12482 DRM_DEBUG_KMS("Failed to add [CONNECTOR:%d:%s] to state: %ld\n",
12483 connector
->base
.base
.id
,
12484 connector
->base
.name
,
12485 PTR_ERR(connector_state
));
12489 connector_state
->crtc
= crtc
;
12490 connector_state
->best_encoder
= &encoder
->base
;
12494 for_each_intel_crtc(dev
, intel_crtc
) {
12495 if (intel_crtc
->new_enabled
== intel_crtc
->base
.enabled
)
12498 crtc_state
= intel_atomic_get_crtc_state(state
, intel_crtc
);
12499 if (IS_ERR(crtc_state
)) {
12500 DRM_DEBUG_KMS("Failed to add [CRTC:%d] to state: %ld\n",
12501 intel_crtc
->base
.base
.id
,
12502 PTR_ERR(crtc_state
));
12506 crtc_state
->base
.enable
= intel_crtc
->new_enabled
;
12509 intel_set_mode(crtc
, &crtc
->mode
, crtc
->x
, crtc
->y
, crtc
->primary
->fb
,
12512 drm_atomic_state_free(state
);
12515 #undef for_each_intel_crtc_masked
12517 static void intel_set_config_free(struct intel_set_config
*config
)
12522 kfree(config
->save_connector_encoders
);
12523 kfree(config
->save_encoder_crtcs
);
12524 kfree(config
->save_crtc_enabled
);
12528 static int intel_set_config_save_state(struct drm_device
*dev
,
12529 struct intel_set_config
*config
)
12531 struct drm_crtc
*crtc
;
12532 struct drm_encoder
*encoder
;
12533 struct drm_connector
*connector
;
12536 config
->save_crtc_enabled
=
12537 kcalloc(dev
->mode_config
.num_crtc
,
12538 sizeof(bool), GFP_KERNEL
);
12539 if (!config
->save_crtc_enabled
)
12542 config
->save_encoder_crtcs
=
12543 kcalloc(dev
->mode_config
.num_encoder
,
12544 sizeof(struct drm_crtc
*), GFP_KERNEL
);
12545 if (!config
->save_encoder_crtcs
)
12548 config
->save_connector_encoders
=
12549 kcalloc(dev
->mode_config
.num_connector
,
12550 sizeof(struct drm_encoder
*), GFP_KERNEL
);
12551 if (!config
->save_connector_encoders
)
12554 /* Copy data. Note that driver private data is not affected.
12555 * Should anything bad happen only the expected state is
12556 * restored, not the drivers personal bookkeeping.
12559 for_each_crtc(dev
, crtc
) {
12560 config
->save_crtc_enabled
[count
++] = crtc
->state
->enable
;
12564 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, head
) {
12565 config
->save_encoder_crtcs
[count
++] = encoder
->crtc
;
12569 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
12570 config
->save_connector_encoders
[count
++] = connector
->encoder
;
12576 static void intel_set_config_restore_state(struct drm_device
*dev
,
12577 struct intel_set_config
*config
)
12579 struct intel_crtc
*crtc
;
12580 struct intel_encoder
*encoder
;
12581 struct intel_connector
*connector
;
12585 for_each_intel_crtc(dev
, crtc
) {
12586 crtc
->new_enabled
= config
->save_crtc_enabled
[count
++];
12590 for_each_intel_encoder(dev
, encoder
) {
12591 encoder
->new_crtc
=
12592 to_intel_crtc(config
->save_encoder_crtcs
[count
++]);
12596 for_each_intel_connector(dev
, connector
) {
12597 connector
->new_encoder
=
12598 to_intel_encoder(config
->save_connector_encoders
[count
++]);
12603 is_crtc_connector_off(struct drm_mode_set
*set
)
12607 if (set
->num_connectors
== 0)
12610 if (WARN_ON(set
->connectors
== NULL
))
12613 for (i
= 0; i
< set
->num_connectors
; i
++)
12614 if (set
->connectors
[i
]->encoder
&&
12615 set
->connectors
[i
]->encoder
->crtc
== set
->crtc
&&
12616 set
->connectors
[i
]->dpms
!= DRM_MODE_DPMS_ON
)
12623 intel_set_config_compute_mode_changes(struct drm_mode_set
*set
,
12624 struct intel_set_config
*config
)
12626 struct drm_device
*dev
= set
->crtc
->dev
;
12627 struct intel_connector
*connector
;
12628 struct intel_encoder
*encoder
;
12629 struct intel_crtc
*crtc
;
12631 /* We should be able to check here if the fb has the same properties
12632 * and then just flip_or_move it */
12633 if (is_crtc_connector_off(set
)) {
12634 config
->mode_changed
= true;
12635 } else if (set
->crtc
->primary
->fb
!= set
->fb
) {
12637 * If we have no fb, we can only flip as long as the crtc is
12638 * active, otherwise we need a full mode set. The crtc may
12639 * be active if we've only disabled the primary plane, or
12640 * in fastboot situations.
12642 if (set
->crtc
->primary
->fb
== NULL
) {
12643 struct intel_crtc
*intel_crtc
=
12644 to_intel_crtc(set
->crtc
);
12646 if (intel_crtc
->active
) {
12647 DRM_DEBUG_KMS("crtc has no fb, will flip\n");
12648 config
->fb_changed
= true;
12650 DRM_DEBUG_KMS("inactive crtc, full mode set\n");
12651 config
->mode_changed
= true;
12653 } else if (set
->fb
== NULL
) {
12654 config
->mode_changed
= true;
12655 } else if (set
->fb
->pixel_format
!=
12656 set
->crtc
->primary
->fb
->pixel_format
) {
12657 config
->mode_changed
= true;
12659 config
->fb_changed
= true;
12663 if (set
->fb
&& (set
->x
!= set
->crtc
->x
|| set
->y
!= set
->crtc
->y
))
12664 config
->fb_changed
= true;
12666 if (set
->mode
&& !drm_mode_equal(set
->mode
, &set
->crtc
->mode
)) {
12667 DRM_DEBUG_KMS("modes are different, full mode set\n");
12668 drm_mode_debug_printmodeline(&set
->crtc
->mode
);
12669 drm_mode_debug_printmodeline(set
->mode
);
12670 config
->mode_changed
= true;
12673 for_each_intel_connector(dev
, connector
) {
12674 if (&connector
->new_encoder
->base
== connector
->base
.encoder
)
12677 config
->mode_changed
= true;
12678 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] encoder changed, full mode switch\n",
12679 connector
->base
.base
.id
,
12680 connector
->base
.name
);
12683 for_each_intel_encoder(dev
, encoder
) {
12684 if (&encoder
->new_crtc
->base
== encoder
->base
.crtc
)
12687 DRM_DEBUG_KMS("[ENCODER:%d:%s] crtc changed, full mode switch\n",
12688 encoder
->base
.base
.id
,
12689 encoder
->base
.name
);
12690 config
->mode_changed
= true;
12693 for_each_intel_crtc(dev
, crtc
) {
12694 if (crtc
->new_enabled
== crtc
->base
.state
->enable
)
12697 DRM_DEBUG_KMS("[CRTC:%d] %sabled, full mode switch\n",
12698 crtc
->base
.base
.id
,
12699 crtc
->new_enabled
? "en" : "dis");
12700 config
->mode_changed
= true;
12703 DRM_DEBUG_KMS("computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n",
12704 set
->crtc
->base
.id
, config
->mode_changed
, config
->fb_changed
);
12708 intel_modeset_stage_output_state(struct drm_device
*dev
,
12709 struct drm_mode_set
*set
,
12710 struct drm_atomic_state
*state
)
12712 struct intel_connector
*connector
;
12713 struct drm_connector_state
*connector_state
;
12714 struct intel_encoder
*encoder
;
12715 struct intel_crtc
*crtc
;
12716 struct intel_crtc_state
*crtc_state
;
12719 /* The upper layers ensure that we either disable a crtc or have a list
12720 * of connectors. For paranoia, double-check this. */
12721 WARN_ON(!set
->fb
&& (set
->num_connectors
!= 0));
12722 WARN_ON(set
->fb
&& (set
->num_connectors
== 0));
12724 for_each_intel_connector(dev
, connector
) {
12725 /* Otherwise traverse passed in connector list and get encoders
12727 for (ro
= 0; ro
< set
->num_connectors
; ro
++) {
12728 if (set
->connectors
[ro
] == &connector
->base
) {
12729 connector
->new_encoder
= intel_find_encoder(connector
, to_intel_crtc(set
->crtc
)->pipe
);
12734 /* If we disable the crtc, disable all its connectors. Also, if
12735 * the connector is on the changing crtc but not on the new
12736 * connector list, disable it. */
12737 if ((!set
->fb
|| ro
== set
->num_connectors
) &&
12738 connector
->base
.encoder
&&
12739 connector
->base
.encoder
->crtc
== set
->crtc
) {
12740 connector
->new_encoder
= NULL
;
12742 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
12743 connector
->base
.base
.id
,
12744 connector
->base
.name
);
12747 /* connector->new_encoder is now updated for all connectors. */
12749 /* Update crtc of enabled connectors. */
12750 for_each_intel_connector(dev
, connector
) {
12751 struct drm_crtc
*new_crtc
;
12753 if (!connector
->new_encoder
)
12756 new_crtc
= connector
->new_encoder
->base
.crtc
;
12758 for (ro
= 0; ro
< set
->num_connectors
; ro
++) {
12759 if (set
->connectors
[ro
] == &connector
->base
)
12760 new_crtc
= set
->crtc
;
12763 /* Make sure the new CRTC will work with the encoder */
12764 if (!drm_encoder_crtc_ok(&connector
->new_encoder
->base
,
12768 connector
->new_encoder
->new_crtc
= to_intel_crtc(new_crtc
);
12771 drm_atomic_get_connector_state(state
, &connector
->base
);
12772 if (IS_ERR(connector_state
))
12773 return PTR_ERR(connector_state
);
12775 connector_state
->crtc
= new_crtc
;
12776 connector_state
->best_encoder
= &connector
->new_encoder
->base
;
12778 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
12779 connector
->base
.base
.id
,
12780 connector
->base
.name
,
12781 new_crtc
->base
.id
);
12784 /* Check for any encoders that needs to be disabled. */
12785 for_each_intel_encoder(dev
, encoder
) {
12786 int num_connectors
= 0;
12787 for_each_intel_connector(dev
, connector
) {
12788 if (connector
->new_encoder
== encoder
) {
12789 WARN_ON(!connector
->new_encoder
->new_crtc
);
12794 if (num_connectors
== 0)
12795 encoder
->new_crtc
= NULL
;
12796 else if (num_connectors
> 1)
12799 /* Now we've also updated encoder->new_crtc for all encoders. */
12800 for_each_intel_connector(dev
, connector
) {
12802 drm_atomic_get_connector_state(state
, &connector
->base
);
12803 if (IS_ERR(connector_state
))
12804 return PTR_ERR(connector_state
);
12806 if (connector
->new_encoder
) {
12807 if (connector
->new_encoder
!= connector
->encoder
)
12808 connector
->encoder
= connector
->new_encoder
;
12810 connector_state
->crtc
= NULL
;
12811 connector_state
->best_encoder
= NULL
;
12814 for_each_intel_crtc(dev
, crtc
) {
12815 crtc
->new_enabled
= false;
12817 for_each_intel_encoder(dev
, encoder
) {
12818 if (encoder
->new_crtc
== crtc
) {
12819 crtc
->new_enabled
= true;
12824 if (crtc
->new_enabled
!= crtc
->base
.state
->enable
) {
12825 crtc_state
= intel_atomic_get_crtc_state(state
, crtc
);
12826 if (IS_ERR(crtc_state
))
12827 return PTR_ERR(crtc_state
);
12829 crtc_state
->base
.enable
= crtc
->new_enabled
;
12836 static void disable_crtc_nofb(struct intel_crtc
*crtc
)
12838 struct drm_device
*dev
= crtc
->base
.dev
;
12839 struct intel_encoder
*encoder
;
12840 struct intel_connector
*connector
;
12842 DRM_DEBUG_KMS("Trying to restore without FB -> disabling pipe %c\n",
12843 pipe_name(crtc
->pipe
));
12845 for_each_intel_connector(dev
, connector
) {
12846 if (connector
->new_encoder
&&
12847 connector
->new_encoder
->new_crtc
== crtc
)
12848 connector
->new_encoder
= NULL
;
12851 for_each_intel_encoder(dev
, encoder
) {
12852 if (encoder
->new_crtc
== crtc
)
12853 encoder
->new_crtc
= NULL
;
12856 crtc
->new_enabled
= false;
12859 static int intel_crtc_set_config(struct drm_mode_set
*set
)
12861 struct drm_device
*dev
;
12862 struct drm_mode_set save_set
;
12863 struct drm_atomic_state
*state
= NULL
;
12864 struct intel_set_config
*config
;
12865 struct intel_crtc_state
*pipe_config
;
12866 unsigned modeset_pipes
, prepare_pipes
, disable_pipes
;
12870 BUG_ON(!set
->crtc
);
12871 BUG_ON(!set
->crtc
->helper_private
);
12873 /* Enforce sane interface api - has been abused by the fb helper. */
12874 BUG_ON(!set
->mode
&& set
->fb
);
12875 BUG_ON(set
->fb
&& set
->num_connectors
== 0);
12878 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
12879 set
->crtc
->base
.id
, set
->fb
->base
.id
,
12880 (int)set
->num_connectors
, set
->x
, set
->y
);
12882 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set
->crtc
->base
.id
);
12885 dev
= set
->crtc
->dev
;
12888 config
= kzalloc(sizeof(*config
), GFP_KERNEL
);
12892 ret
= intel_set_config_save_state(dev
, config
);
12896 save_set
.crtc
= set
->crtc
;
12897 save_set
.mode
= &set
->crtc
->mode
;
12898 save_set
.x
= set
->crtc
->x
;
12899 save_set
.y
= set
->crtc
->y
;
12900 save_set
.fb
= set
->crtc
->primary
->fb
;
12902 state
= drm_atomic_state_alloc(dev
);
12908 state
->acquire_ctx
= dev
->mode_config
.acquire_ctx
;
12910 ret
= intel_modeset_stage_output_state(dev
, set
, state
);
12914 /* Compute whether we need a full modeset, only an fb base update or no
12915 * change at all. In the future we might also check whether only the
12916 * mode changed, e.g. for LVDS where we only change the panel fitter in
12918 intel_set_config_compute_mode_changes(set
, config
);
12920 pipe_config
= intel_modeset_compute_config(set
->crtc
, set
->mode
,
12925 if (IS_ERR(pipe_config
)) {
12926 ret
= PTR_ERR(pipe_config
);
12928 } else if (pipe_config
) {
12929 if (pipe_config
->has_audio
!=
12930 to_intel_crtc(set
->crtc
)->config
->has_audio
)
12931 config
->mode_changed
= true;
12934 * Note we have an issue here with infoframes: current code
12935 * only updates them on the full mode set path per hw
12936 * requirements. So here we should be checking for any
12937 * required changes and forcing a mode set.
12941 intel_update_pipe_size(to_intel_crtc(set
->crtc
));
12943 if (config
->mode_changed
) {
12944 ret
= intel_set_mode_pipes(set
->crtc
, set
->mode
,
12945 set
->x
, set
->y
, set
->fb
, pipe_config
,
12946 modeset_pipes
, prepare_pipes
,
12948 } else if (config
->fb_changed
) {
12949 struct intel_crtc
*intel_crtc
= to_intel_crtc(set
->crtc
);
12950 struct drm_plane
*primary
= set
->crtc
->primary
;
12951 struct intel_plane_state
*plane_state
=
12952 to_intel_plane_state(primary
->state
);
12953 bool was_visible
= plane_state
->visible
;
12954 int vdisplay
, hdisplay
;
12956 drm_crtc_get_hv_timing(set
->mode
, &hdisplay
, &vdisplay
);
12957 ret
= drm_plane_helper_update(primary
, set
->crtc
, set
->fb
,
12958 0, 0, hdisplay
, vdisplay
,
12959 set
->x
<< 16, set
->y
<< 16,
12960 hdisplay
<< 16, vdisplay
<< 16);
12963 * We need to make sure the primary plane is re-enabled if it
12964 * has previously been turned off.
12966 plane_state
= to_intel_plane_state(primary
->state
);
12967 if (ret
== 0 && !was_visible
&& plane_state
->visible
) {
12968 WARN_ON(!intel_crtc
->active
);
12969 intel_post_enable_primary(set
->crtc
);
12973 * In the fastboot case this may be our only check of the
12974 * state after boot. It would be better to only do it on
12975 * the first update, but we don't have a nice way of doing that
12976 * (and really, set_config isn't used much for high freq page
12977 * flipping, so increasing its cost here shouldn't be a big
12980 if (i915
.fastboot
&& ret
== 0)
12981 intel_modeset_check_state(set
->crtc
->dev
);
12985 DRM_DEBUG_KMS("failed to set mode on [CRTC:%d], err = %d\n",
12986 set
->crtc
->base
.id
, ret
);
12988 intel_set_config_restore_state(dev
, config
);
12990 drm_atomic_state_clear(state
);
12993 * HACK: if the pipe was on, but we didn't have a framebuffer,
12994 * force the pipe off to avoid oopsing in the modeset code
12995 * due to fb==NULL. This should only happen during boot since
12996 * we don't yet reconstruct the FB from the hardware state.
12998 if (to_intel_crtc(save_set
.crtc
)->new_enabled
&& !save_set
.fb
)
12999 disable_crtc_nofb(to_intel_crtc(save_set
.crtc
));
13001 /* Try to restore the config */
13002 if (config
->mode_changed
&&
13003 intel_set_mode(save_set
.crtc
, save_set
.mode
,
13004 save_set
.x
, save_set
.y
, save_set
.fb
,
13006 DRM_ERROR("failed to restore config after modeset failure\n");
13010 drm_atomic_state_free(state
);
13012 intel_set_config_free(config
);
13016 static const struct drm_crtc_funcs intel_crtc_funcs
= {
13017 .gamma_set
= intel_crtc_gamma_set
,
13018 .set_config
= intel_crtc_set_config
,
13019 .destroy
= intel_crtc_destroy
,
13020 .page_flip
= intel_crtc_page_flip
,
13021 .atomic_duplicate_state
= intel_crtc_duplicate_state
,
13022 .atomic_destroy_state
= intel_crtc_destroy_state
,
13025 static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private
*dev_priv
,
13026 struct intel_shared_dpll
*pll
,
13027 struct intel_dpll_hw_state
*hw_state
)
13031 if (!intel_display_power_is_enabled(dev_priv
, POWER_DOMAIN_PLLS
))
13034 val
= I915_READ(PCH_DPLL(pll
->id
));
13035 hw_state
->dpll
= val
;
13036 hw_state
->fp0
= I915_READ(PCH_FP0(pll
->id
));
13037 hw_state
->fp1
= I915_READ(PCH_FP1(pll
->id
));
13039 return val
& DPLL_VCO_ENABLE
;
13042 static void ibx_pch_dpll_mode_set(struct drm_i915_private
*dev_priv
,
13043 struct intel_shared_dpll
*pll
)
13045 I915_WRITE(PCH_FP0(pll
->id
), pll
->config
.hw_state
.fp0
);
13046 I915_WRITE(PCH_FP1(pll
->id
), pll
->config
.hw_state
.fp1
);
13049 static void ibx_pch_dpll_enable(struct drm_i915_private
*dev_priv
,
13050 struct intel_shared_dpll
*pll
)
13052 /* PCH refclock must be enabled first */
13053 ibx_assert_pch_refclk_enabled(dev_priv
);
13055 I915_WRITE(PCH_DPLL(pll
->id
), pll
->config
.hw_state
.dpll
);
13057 /* Wait for the clocks to stabilize. */
13058 POSTING_READ(PCH_DPLL(pll
->id
));
13061 /* The pixel multiplier can only be updated once the
13062 * DPLL is enabled and the clocks are stable.
13064 * So write it again.
13066 I915_WRITE(PCH_DPLL(pll
->id
), pll
->config
.hw_state
.dpll
);
13067 POSTING_READ(PCH_DPLL(pll
->id
));
13071 static void ibx_pch_dpll_disable(struct drm_i915_private
*dev_priv
,
13072 struct intel_shared_dpll
*pll
)
13074 struct drm_device
*dev
= dev_priv
->dev
;
13075 struct intel_crtc
*crtc
;
13077 /* Make sure no transcoder isn't still depending on us. */
13078 for_each_intel_crtc(dev
, crtc
) {
13079 if (intel_crtc_to_shared_dpll(crtc
) == pll
)
13080 assert_pch_transcoder_disabled(dev_priv
, crtc
->pipe
);
13083 I915_WRITE(PCH_DPLL(pll
->id
), 0);
13084 POSTING_READ(PCH_DPLL(pll
->id
));
13088 static char *ibx_pch_dpll_names
[] = {
13093 static void ibx_pch_dpll_init(struct drm_device
*dev
)
13095 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13098 dev_priv
->num_shared_dpll
= 2;
13100 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
13101 dev_priv
->shared_dplls
[i
].id
= i
;
13102 dev_priv
->shared_dplls
[i
].name
= ibx_pch_dpll_names
[i
];
13103 dev_priv
->shared_dplls
[i
].mode_set
= ibx_pch_dpll_mode_set
;
13104 dev_priv
->shared_dplls
[i
].enable
= ibx_pch_dpll_enable
;
13105 dev_priv
->shared_dplls
[i
].disable
= ibx_pch_dpll_disable
;
13106 dev_priv
->shared_dplls
[i
].get_hw_state
=
13107 ibx_pch_dpll_get_hw_state
;
13111 static void intel_shared_dpll_init(struct drm_device
*dev
)
13113 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13116 intel_ddi_pll_init(dev
);
13117 else if (HAS_PCH_IBX(dev
) || HAS_PCH_CPT(dev
))
13118 ibx_pch_dpll_init(dev
);
13120 dev_priv
->num_shared_dpll
= 0;
13122 BUG_ON(dev_priv
->num_shared_dpll
> I915_NUM_PLLS
);
13126 * intel_wm_need_update - Check whether watermarks need updating
13127 * @plane: drm plane
13128 * @state: new plane state
13130 * Check current plane state versus the new one to determine whether
13131 * watermarks need to be recalculated.
13133 * Returns true or false.
13135 bool intel_wm_need_update(struct drm_plane
*plane
,
13136 struct drm_plane_state
*state
)
13138 /* Update watermarks on tiling changes. */
13139 if (!plane
->state
->fb
|| !state
->fb
||
13140 plane
->state
->fb
->modifier
[0] != state
->fb
->modifier
[0] ||
13141 plane
->state
->rotation
!= state
->rotation
)
13148 * intel_prepare_plane_fb - Prepare fb for usage on plane
13149 * @plane: drm plane to prepare for
13150 * @fb: framebuffer to prepare for presentation
13152 * Prepares a framebuffer for usage on a display plane. Generally this
13153 * involves pinning the underlying object and updating the frontbuffer tracking
13154 * bits. Some older platforms need special physical address handling for
13157 * Returns 0 on success, negative error code on failure.
13160 intel_prepare_plane_fb(struct drm_plane
*plane
,
13161 struct drm_framebuffer
*fb
,
13162 const struct drm_plane_state
*new_state
)
13164 struct drm_device
*dev
= plane
->dev
;
13165 struct intel_plane
*intel_plane
= to_intel_plane(plane
);
13166 enum pipe pipe
= intel_plane
->pipe
;
13167 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
13168 struct drm_i915_gem_object
*old_obj
= intel_fb_obj(plane
->fb
);
13169 unsigned frontbuffer_bits
= 0;
13175 switch (plane
->type
) {
13176 case DRM_PLANE_TYPE_PRIMARY
:
13177 frontbuffer_bits
= INTEL_FRONTBUFFER_PRIMARY(pipe
);
13179 case DRM_PLANE_TYPE_CURSOR
:
13180 frontbuffer_bits
= INTEL_FRONTBUFFER_CURSOR(pipe
);
13182 case DRM_PLANE_TYPE_OVERLAY
:
13183 frontbuffer_bits
= INTEL_FRONTBUFFER_SPRITE(pipe
);
13187 mutex_lock(&dev
->struct_mutex
);
13189 if (plane
->type
== DRM_PLANE_TYPE_CURSOR
&&
13190 INTEL_INFO(dev
)->cursor_needs_physical
) {
13191 int align
= IS_I830(dev
) ? 16 * 1024 : 256;
13192 ret
= i915_gem_object_attach_phys(obj
, align
);
13194 DRM_DEBUG_KMS("failed to attach phys object\n");
13196 ret
= intel_pin_and_fence_fb_obj(plane
, fb
, new_state
, NULL
);
13200 i915_gem_track_fb(old_obj
, obj
, frontbuffer_bits
);
13202 mutex_unlock(&dev
->struct_mutex
);
13208 * intel_cleanup_plane_fb - Cleans up an fb after plane use
13209 * @plane: drm plane to clean up for
13210 * @fb: old framebuffer that was on plane
13212 * Cleans up a framebuffer that has just been removed from a plane.
13215 intel_cleanup_plane_fb(struct drm_plane
*plane
,
13216 struct drm_framebuffer
*fb
,
13217 const struct drm_plane_state
*old_state
)
13219 struct drm_device
*dev
= plane
->dev
;
13220 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
13225 if (plane
->type
!= DRM_PLANE_TYPE_CURSOR
||
13226 !INTEL_INFO(dev
)->cursor_needs_physical
) {
13227 mutex_lock(&dev
->struct_mutex
);
13228 intel_unpin_fb_obj(fb
, old_state
);
13229 mutex_unlock(&dev
->struct_mutex
);
13234 skl_max_scale(struct intel_crtc
*intel_crtc
, struct intel_crtc_state
*crtc_state
)
13237 struct drm_device
*dev
;
13238 struct drm_i915_private
*dev_priv
;
13239 int crtc_clock
, cdclk
;
13241 if (!intel_crtc
|| !crtc_state
)
13242 return DRM_PLANE_HELPER_NO_SCALING
;
13244 dev
= intel_crtc
->base
.dev
;
13245 dev_priv
= dev
->dev_private
;
13246 crtc_clock
= crtc_state
->base
.adjusted_mode
.crtc_clock
;
13247 cdclk
= dev_priv
->display
.get_display_clock_speed(dev
);
13249 if (!crtc_clock
|| !cdclk
)
13250 return DRM_PLANE_HELPER_NO_SCALING
;
13253 * skl max scale is lower of:
13254 * close to 3 but not 3, -1 is for that purpose
13258 max_scale
= min((1 << 16) * 3 - 1, (1 << 8) * ((cdclk
<< 8) / crtc_clock
));
13264 intel_check_primary_plane(struct drm_plane
*plane
,
13265 struct intel_plane_state
*state
)
13267 struct drm_device
*dev
= plane
->dev
;
13268 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13269 struct drm_crtc
*crtc
= state
->base
.crtc
;
13270 struct intel_crtc
*intel_crtc
;
13271 struct intel_crtc_state
*crtc_state
;
13272 struct drm_framebuffer
*fb
= state
->base
.fb
;
13273 struct drm_rect
*dest
= &state
->dst
;
13274 struct drm_rect
*src
= &state
->src
;
13275 const struct drm_rect
*clip
= &state
->clip
;
13276 bool can_position
= false;
13277 int max_scale
= DRM_PLANE_HELPER_NO_SCALING
;
13278 int min_scale
= DRM_PLANE_HELPER_NO_SCALING
;
13281 crtc
= crtc
? crtc
: plane
->crtc
;
13282 intel_crtc
= to_intel_crtc(crtc
);
13283 crtc_state
= state
->base
.state
?
13284 intel_atomic_get_crtc_state(state
->base
.state
, intel_crtc
) : NULL
;
13286 if (INTEL_INFO(dev
)->gen
>= 9) {
13288 max_scale
= skl_max_scale(intel_crtc
, crtc_state
);
13289 can_position
= true;
13292 ret
= drm_plane_helper_check_update(plane
, crtc
, fb
,
13296 can_position
, true,
13301 if (intel_crtc
->active
) {
13302 struct intel_plane_state
*old_state
=
13303 to_intel_plane_state(plane
->state
);
13305 intel_crtc
->atomic
.wait_for_flips
= true;
13308 * FBC does not work on some platforms for rotated
13309 * planes, so disable it when rotation is not 0 and
13310 * update it when rotation is set back to 0.
13312 * FIXME: This is redundant with the fbc update done in
13313 * the primary plane enable function except that that
13314 * one is done too late. We eventually need to unify
13317 if (state
->visible
&&
13318 INTEL_INFO(dev
)->gen
<= 4 && !IS_G4X(dev
) &&
13319 dev_priv
->fbc
.crtc
== intel_crtc
&&
13320 state
->base
.rotation
!= BIT(DRM_ROTATE_0
)) {
13321 intel_crtc
->atomic
.disable_fbc
= true;
13324 if (state
->visible
&& !old_state
->visible
) {
13326 * BDW signals flip done immediately if the plane
13327 * is disabled, even if the plane enable is already
13328 * armed to occur at the next vblank :(
13330 if (IS_BROADWELL(dev
))
13331 intel_crtc
->atomic
.wait_vblank
= true;
13334 intel_crtc
->atomic
.fb_bits
|=
13335 INTEL_FRONTBUFFER_PRIMARY(intel_crtc
->pipe
);
13337 intel_crtc
->atomic
.update_fbc
= true;
13339 if (intel_wm_need_update(plane
, &state
->base
))
13340 intel_crtc
->atomic
.update_wm
= true;
13343 if (INTEL_INFO(dev
)->gen
>= 9) {
13344 ret
= skl_update_scaler_users(intel_crtc
, crtc_state
,
13345 to_intel_plane(plane
), state
, 0);
13354 intel_commit_primary_plane(struct drm_plane
*plane
,
13355 struct intel_plane_state
*state
)
13357 struct drm_crtc
*crtc
= state
->base
.crtc
;
13358 struct drm_framebuffer
*fb
= state
->base
.fb
;
13359 struct drm_device
*dev
= plane
->dev
;
13360 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13361 struct intel_crtc
*intel_crtc
;
13362 struct drm_rect
*src
= &state
->src
;
13364 crtc
= crtc
? crtc
: plane
->crtc
;
13365 intel_crtc
= to_intel_crtc(crtc
);
13368 crtc
->x
= src
->x1
>> 16;
13369 crtc
->y
= src
->y1
>> 16;
13371 if (intel_crtc
->active
) {
13372 if (state
->visible
)
13373 /* FIXME: kill this fastboot hack */
13374 intel_update_pipe_size(intel_crtc
);
13376 dev_priv
->display
.update_primary_plane(crtc
, plane
->fb
,
13382 intel_disable_primary_plane(struct drm_plane
*plane
,
13383 struct drm_crtc
*crtc
,
13386 struct drm_device
*dev
= plane
->dev
;
13387 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13389 dev_priv
->display
.update_primary_plane(crtc
, NULL
, 0, 0);
13392 static void intel_begin_crtc_commit(struct drm_crtc
*crtc
)
13394 struct drm_device
*dev
= crtc
->dev
;
13395 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13396 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
13397 struct intel_plane
*intel_plane
;
13398 struct drm_plane
*p
;
13399 unsigned fb_bits
= 0;
13401 /* Track fb's for any planes being disabled */
13402 list_for_each_entry(p
, &dev
->mode_config
.plane_list
, head
) {
13403 intel_plane
= to_intel_plane(p
);
13405 if (intel_crtc
->atomic
.disabled_planes
&
13406 (1 << drm_plane_index(p
))) {
13408 case DRM_PLANE_TYPE_PRIMARY
:
13409 fb_bits
= INTEL_FRONTBUFFER_PRIMARY(intel_plane
->pipe
);
13411 case DRM_PLANE_TYPE_CURSOR
:
13412 fb_bits
= INTEL_FRONTBUFFER_CURSOR(intel_plane
->pipe
);
13414 case DRM_PLANE_TYPE_OVERLAY
:
13415 fb_bits
= INTEL_FRONTBUFFER_SPRITE(intel_plane
->pipe
);
13419 mutex_lock(&dev
->struct_mutex
);
13420 i915_gem_track_fb(intel_fb_obj(p
->fb
), NULL
, fb_bits
);
13421 mutex_unlock(&dev
->struct_mutex
);
13425 if (intel_crtc
->atomic
.wait_for_flips
)
13426 intel_crtc_wait_for_pending_flips(crtc
);
13428 if (intel_crtc
->atomic
.disable_fbc
)
13429 intel_fbc_disable(dev
);
13431 if (intel_crtc
->atomic
.pre_disable_primary
)
13432 intel_pre_disable_primary(crtc
);
13434 if (intel_crtc
->atomic
.update_wm
)
13435 intel_update_watermarks(crtc
);
13437 intel_runtime_pm_get(dev_priv
);
13439 /* Perform vblank evasion around commit operation */
13440 if (intel_crtc
->active
)
13441 intel_crtc
->atomic
.evade
=
13442 intel_pipe_update_start(intel_crtc
,
13443 &intel_crtc
->atomic
.start_vbl_count
);
13446 static void intel_finish_crtc_commit(struct drm_crtc
*crtc
)
13448 struct drm_device
*dev
= crtc
->dev
;
13449 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13450 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
13451 struct drm_plane
*p
;
13453 if (intel_crtc
->atomic
.evade
)
13454 intel_pipe_update_end(intel_crtc
,
13455 intel_crtc
->atomic
.start_vbl_count
);
13457 intel_runtime_pm_put(dev_priv
);
13459 if (intel_crtc
->atomic
.wait_vblank
)
13460 intel_wait_for_vblank(dev
, intel_crtc
->pipe
);
13462 intel_frontbuffer_flip(dev
, intel_crtc
->atomic
.fb_bits
);
13464 if (intel_crtc
->atomic
.update_fbc
) {
13465 mutex_lock(&dev
->struct_mutex
);
13466 intel_fbc_update(dev
);
13467 mutex_unlock(&dev
->struct_mutex
);
13470 if (intel_crtc
->atomic
.post_enable_primary
)
13471 intel_post_enable_primary(crtc
);
13473 drm_for_each_legacy_plane(p
, &dev
->mode_config
.plane_list
)
13474 if (intel_crtc
->atomic
.update_sprite_watermarks
& drm_plane_index(p
))
13475 intel_update_sprite_watermarks(p
, crtc
, 0, 0, 0,
13478 memset(&intel_crtc
->atomic
, 0, sizeof(intel_crtc
->atomic
));
13482 * intel_plane_destroy - destroy a plane
13483 * @plane: plane to destroy
13485 * Common destruction function for all types of planes (primary, cursor,
13488 void intel_plane_destroy(struct drm_plane
*plane
)
13490 struct intel_plane
*intel_plane
= to_intel_plane(plane
);
13491 drm_plane_cleanup(plane
);
13492 kfree(intel_plane
);
13495 const struct drm_plane_funcs intel_plane_funcs
= {
13496 .update_plane
= drm_atomic_helper_update_plane
,
13497 .disable_plane
= drm_atomic_helper_disable_plane
,
13498 .destroy
= intel_plane_destroy
,
13499 .set_property
= drm_atomic_helper_plane_set_property
,
13500 .atomic_get_property
= intel_plane_atomic_get_property
,
13501 .atomic_set_property
= intel_plane_atomic_set_property
,
13502 .atomic_duplicate_state
= intel_plane_duplicate_state
,
13503 .atomic_destroy_state
= intel_plane_destroy_state
,
13507 static struct drm_plane
*intel_primary_plane_create(struct drm_device
*dev
,
13510 struct intel_plane
*primary
;
13511 struct intel_plane_state
*state
;
13512 const uint32_t *intel_primary_formats
;
13515 primary
= kzalloc(sizeof(*primary
), GFP_KERNEL
);
13516 if (primary
== NULL
)
13519 state
= intel_create_plane_state(&primary
->base
);
13524 primary
->base
.state
= &state
->base
;
13526 primary
->can_scale
= false;
13527 primary
->max_downscale
= 1;
13528 if (INTEL_INFO(dev
)->gen
>= 9) {
13529 primary
->can_scale
= true;
13531 state
->scaler_id
= -1;
13532 primary
->pipe
= pipe
;
13533 primary
->plane
= pipe
;
13534 primary
->check_plane
= intel_check_primary_plane
;
13535 primary
->commit_plane
= intel_commit_primary_plane
;
13536 primary
->disable_plane
= intel_disable_primary_plane
;
13537 primary
->ckey
.flags
= I915_SET_COLORKEY_NONE
;
13538 if (HAS_FBC(dev
) && INTEL_INFO(dev
)->gen
< 4)
13539 primary
->plane
= !pipe
;
13541 if (INTEL_INFO(dev
)->gen
<= 3) {
13542 intel_primary_formats
= intel_primary_formats_gen2
;
13543 num_formats
= ARRAY_SIZE(intel_primary_formats_gen2
);
13545 intel_primary_formats
= intel_primary_formats_gen4
;
13546 num_formats
= ARRAY_SIZE(intel_primary_formats_gen4
);
13549 drm_universal_plane_init(dev
, &primary
->base
, 0,
13550 &intel_plane_funcs
,
13551 intel_primary_formats
, num_formats
,
13552 DRM_PLANE_TYPE_PRIMARY
);
13554 if (INTEL_INFO(dev
)->gen
>= 4)
13555 intel_create_rotation_property(dev
, primary
);
13557 drm_plane_helper_add(&primary
->base
, &intel_plane_helper_funcs
);
13559 return &primary
->base
;
13562 void intel_create_rotation_property(struct drm_device
*dev
, struct intel_plane
*plane
)
13564 if (!dev
->mode_config
.rotation_property
) {
13565 unsigned long flags
= BIT(DRM_ROTATE_0
) |
13566 BIT(DRM_ROTATE_180
);
13568 if (INTEL_INFO(dev
)->gen
>= 9)
13569 flags
|= BIT(DRM_ROTATE_90
) | BIT(DRM_ROTATE_270
);
13571 dev
->mode_config
.rotation_property
=
13572 drm_mode_create_rotation_property(dev
, flags
);
13574 if (dev
->mode_config
.rotation_property
)
13575 drm_object_attach_property(&plane
->base
.base
,
13576 dev
->mode_config
.rotation_property
,
13577 plane
->base
.state
->rotation
);
13581 intel_check_cursor_plane(struct drm_plane
*plane
,
13582 struct intel_plane_state
*state
)
13584 struct drm_crtc
*crtc
= state
->base
.crtc
;
13585 struct drm_device
*dev
= plane
->dev
;
13586 struct drm_framebuffer
*fb
= state
->base
.fb
;
13587 struct drm_rect
*dest
= &state
->dst
;
13588 struct drm_rect
*src
= &state
->src
;
13589 const struct drm_rect
*clip
= &state
->clip
;
13590 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
13591 struct intel_crtc
*intel_crtc
;
13595 crtc
= crtc
? crtc
: plane
->crtc
;
13596 intel_crtc
= to_intel_crtc(crtc
);
13598 ret
= drm_plane_helper_check_update(plane
, crtc
, fb
,
13600 DRM_PLANE_HELPER_NO_SCALING
,
13601 DRM_PLANE_HELPER_NO_SCALING
,
13602 true, true, &state
->visible
);
13607 /* if we want to turn off the cursor ignore width and height */
13611 /* Check for which cursor types we support */
13612 if (!cursor_size_ok(dev
, state
->base
.crtc_w
, state
->base
.crtc_h
)) {
13613 DRM_DEBUG("Cursor dimension %dx%d not supported\n",
13614 state
->base
.crtc_w
, state
->base
.crtc_h
);
13618 stride
= roundup_pow_of_two(state
->base
.crtc_w
) * 4;
13619 if (obj
->base
.size
< stride
* state
->base
.crtc_h
) {
13620 DRM_DEBUG_KMS("buffer is too small\n");
13624 if (fb
->modifier
[0] != DRM_FORMAT_MOD_NONE
) {
13625 DRM_DEBUG_KMS("cursor cannot be tiled\n");
13630 if (intel_crtc
->active
) {
13631 if (plane
->state
->crtc_w
!= state
->base
.crtc_w
)
13632 intel_crtc
->atomic
.update_wm
= true;
13634 intel_crtc
->atomic
.fb_bits
|=
13635 INTEL_FRONTBUFFER_CURSOR(intel_crtc
->pipe
);
13642 intel_disable_cursor_plane(struct drm_plane
*plane
,
13643 struct drm_crtc
*crtc
,
13646 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
13650 intel_crtc
->cursor_bo
= NULL
;
13651 intel_crtc
->cursor_addr
= 0;
13654 intel_crtc_update_cursor(crtc
, false);
13658 intel_commit_cursor_plane(struct drm_plane
*plane
,
13659 struct intel_plane_state
*state
)
13661 struct drm_crtc
*crtc
= state
->base
.crtc
;
13662 struct drm_device
*dev
= plane
->dev
;
13663 struct intel_crtc
*intel_crtc
;
13664 struct drm_i915_gem_object
*obj
= intel_fb_obj(state
->base
.fb
);
13667 crtc
= crtc
? crtc
: plane
->crtc
;
13668 intel_crtc
= to_intel_crtc(crtc
);
13670 plane
->fb
= state
->base
.fb
;
13671 crtc
->cursor_x
= state
->base
.crtc_x
;
13672 crtc
->cursor_y
= state
->base
.crtc_y
;
13674 if (intel_crtc
->cursor_bo
== obj
)
13679 else if (!INTEL_INFO(dev
)->cursor_needs_physical
)
13680 addr
= i915_gem_obj_ggtt_offset(obj
);
13682 addr
= obj
->phys_handle
->busaddr
;
13684 intel_crtc
->cursor_addr
= addr
;
13685 intel_crtc
->cursor_bo
= obj
;
13688 if (intel_crtc
->active
)
13689 intel_crtc_update_cursor(crtc
, state
->visible
);
13692 static struct drm_plane
*intel_cursor_plane_create(struct drm_device
*dev
,
13695 struct intel_plane
*cursor
;
13696 struct intel_plane_state
*state
;
13698 cursor
= kzalloc(sizeof(*cursor
), GFP_KERNEL
);
13699 if (cursor
== NULL
)
13702 state
= intel_create_plane_state(&cursor
->base
);
13707 cursor
->base
.state
= &state
->base
;
13709 cursor
->can_scale
= false;
13710 cursor
->max_downscale
= 1;
13711 cursor
->pipe
= pipe
;
13712 cursor
->plane
= pipe
;
13713 state
->scaler_id
= -1;
13714 cursor
->check_plane
= intel_check_cursor_plane
;
13715 cursor
->commit_plane
= intel_commit_cursor_plane
;
13716 cursor
->disable_plane
= intel_disable_cursor_plane
;
13718 drm_universal_plane_init(dev
, &cursor
->base
, 0,
13719 &intel_plane_funcs
,
13720 intel_cursor_formats
,
13721 ARRAY_SIZE(intel_cursor_formats
),
13722 DRM_PLANE_TYPE_CURSOR
);
13724 if (INTEL_INFO(dev
)->gen
>= 4) {
13725 if (!dev
->mode_config
.rotation_property
)
13726 dev
->mode_config
.rotation_property
=
13727 drm_mode_create_rotation_property(dev
,
13728 BIT(DRM_ROTATE_0
) |
13729 BIT(DRM_ROTATE_180
));
13730 if (dev
->mode_config
.rotation_property
)
13731 drm_object_attach_property(&cursor
->base
.base
,
13732 dev
->mode_config
.rotation_property
,
13733 state
->base
.rotation
);
13736 drm_plane_helper_add(&cursor
->base
, &intel_plane_helper_funcs
);
13738 return &cursor
->base
;
13741 static void skl_init_scalers(struct drm_device
*dev
, struct intel_crtc
*intel_crtc
,
13742 struct intel_crtc_state
*crtc_state
)
13745 struct intel_scaler
*intel_scaler
;
13746 struct intel_crtc_scaler_state
*scaler_state
= &crtc_state
->scaler_state
;
13748 for (i
= 0; i
< intel_crtc
->num_scalers
; i
++) {
13749 intel_scaler
= &scaler_state
->scalers
[i
];
13750 intel_scaler
->in_use
= 0;
13751 intel_scaler
->id
= i
;
13753 intel_scaler
->mode
= PS_SCALER_MODE_DYN
;
13756 scaler_state
->scaler_id
= -1;
13759 static void intel_crtc_init(struct drm_device
*dev
, int pipe
)
13761 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13762 struct intel_crtc
*intel_crtc
;
13763 struct intel_crtc_state
*crtc_state
= NULL
;
13764 struct drm_plane
*primary
= NULL
;
13765 struct drm_plane
*cursor
= NULL
;
13768 intel_crtc
= kzalloc(sizeof(*intel_crtc
), GFP_KERNEL
);
13769 if (intel_crtc
== NULL
)
13772 crtc_state
= kzalloc(sizeof(*crtc_state
), GFP_KERNEL
);
13775 intel_crtc_set_state(intel_crtc
, crtc_state
);
13776 crtc_state
->base
.crtc
= &intel_crtc
->base
;
13778 /* initialize shared scalers */
13779 if (INTEL_INFO(dev
)->gen
>= 9) {
13780 if (pipe
== PIPE_C
)
13781 intel_crtc
->num_scalers
= 1;
13783 intel_crtc
->num_scalers
= SKL_NUM_SCALERS
;
13785 skl_init_scalers(dev
, intel_crtc
, crtc_state
);
13788 primary
= intel_primary_plane_create(dev
, pipe
);
13792 cursor
= intel_cursor_plane_create(dev
, pipe
);
13796 ret
= drm_crtc_init_with_planes(dev
, &intel_crtc
->base
, primary
,
13797 cursor
, &intel_crtc_funcs
);
13801 drm_mode_crtc_set_gamma_size(&intel_crtc
->base
, 256);
13802 for (i
= 0; i
< 256; i
++) {
13803 intel_crtc
->lut_r
[i
] = i
;
13804 intel_crtc
->lut_g
[i
] = i
;
13805 intel_crtc
->lut_b
[i
] = i
;
13809 * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port
13810 * is hooked to pipe B. Hence we want plane A feeding pipe B.
13812 intel_crtc
->pipe
= pipe
;
13813 intel_crtc
->plane
= pipe
;
13814 if (HAS_FBC(dev
) && INTEL_INFO(dev
)->gen
< 4) {
13815 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
13816 intel_crtc
->plane
= !pipe
;
13819 intel_crtc
->cursor_base
= ~0;
13820 intel_crtc
->cursor_cntl
= ~0;
13821 intel_crtc
->cursor_size
= ~0;
13823 BUG_ON(pipe
>= ARRAY_SIZE(dev_priv
->plane_to_crtc_mapping
) ||
13824 dev_priv
->plane_to_crtc_mapping
[intel_crtc
->plane
] != NULL
);
13825 dev_priv
->plane_to_crtc_mapping
[intel_crtc
->plane
] = &intel_crtc
->base
;
13826 dev_priv
->pipe_to_crtc_mapping
[intel_crtc
->pipe
] = &intel_crtc
->base
;
13828 INIT_WORK(&intel_crtc
->mmio_flip
.work
, intel_mmio_flip_work_func
);
13830 drm_crtc_helper_add(&intel_crtc
->base
, &intel_helper_funcs
);
13832 WARN_ON(drm_crtc_index(&intel_crtc
->base
) != intel_crtc
->pipe
);
13837 drm_plane_cleanup(primary
);
13839 drm_plane_cleanup(cursor
);
13844 enum pipe
intel_get_pipe_from_connector(struct intel_connector
*connector
)
13846 struct drm_encoder
*encoder
= connector
->base
.encoder
;
13847 struct drm_device
*dev
= connector
->base
.dev
;
13849 WARN_ON(!drm_modeset_is_locked(&dev
->mode_config
.connection_mutex
));
13851 if (!encoder
|| WARN_ON(!encoder
->crtc
))
13852 return INVALID_PIPE
;
13854 return to_intel_crtc(encoder
->crtc
)->pipe
;
13857 int intel_get_pipe_from_crtc_id(struct drm_device
*dev
, void *data
,
13858 struct drm_file
*file
)
13860 struct drm_i915_get_pipe_from_crtc_id
*pipe_from_crtc_id
= data
;
13861 struct drm_crtc
*drmmode_crtc
;
13862 struct intel_crtc
*crtc
;
13864 drmmode_crtc
= drm_crtc_find(dev
, pipe_from_crtc_id
->crtc_id
);
13866 if (!drmmode_crtc
) {
13867 DRM_ERROR("no such CRTC id\n");
13871 crtc
= to_intel_crtc(drmmode_crtc
);
13872 pipe_from_crtc_id
->pipe
= crtc
->pipe
;
13877 static int intel_encoder_clones(struct intel_encoder
*encoder
)
13879 struct drm_device
*dev
= encoder
->base
.dev
;
13880 struct intel_encoder
*source_encoder
;
13881 int index_mask
= 0;
13884 for_each_intel_encoder(dev
, source_encoder
) {
13885 if (encoders_cloneable(encoder
, source_encoder
))
13886 index_mask
|= (1 << entry
);
13894 static bool has_edp_a(struct drm_device
*dev
)
13896 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13898 if (!IS_MOBILE(dev
))
13901 if ((I915_READ(DP_A
) & DP_DETECTED
) == 0)
13904 if (IS_GEN5(dev
) && (I915_READ(FUSE_STRAP
) & ILK_eDP_A_DISABLE
))
13910 static bool intel_crt_present(struct drm_device
*dev
)
13912 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13914 if (INTEL_INFO(dev
)->gen
>= 9)
13917 if (IS_HSW_ULT(dev
) || IS_BDW_ULT(dev
))
13920 if (IS_CHERRYVIEW(dev
))
13923 if (IS_VALLEYVIEW(dev
) && !dev_priv
->vbt
.int_crt_support
)
13929 static void intel_setup_outputs(struct drm_device
*dev
)
13931 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
13932 struct intel_encoder
*encoder
;
13933 bool dpd_is_edp
= false;
13935 intel_lvds_init(dev
);
13937 if (intel_crt_present(dev
))
13938 intel_crt_init(dev
);
13940 if (IS_BROXTON(dev
)) {
13942 * FIXME: Broxton doesn't support port detection via the
13943 * DDI_BUF_CTL_A or SFUSE_STRAP registers, find another way to
13944 * detect the ports.
13946 intel_ddi_init(dev
, PORT_A
);
13947 intel_ddi_init(dev
, PORT_B
);
13948 intel_ddi_init(dev
, PORT_C
);
13949 } else if (HAS_DDI(dev
)) {
13953 * Haswell uses DDI functions to detect digital outputs.
13954 * On SKL pre-D0 the strap isn't connected, so we assume
13957 found
= I915_READ(DDI_BUF_CTL_A
) & DDI_INIT_DISPLAY_DETECTED
;
13958 /* WaIgnoreDDIAStrap: skl */
13960 (IS_SKYLAKE(dev
) && INTEL_REVID(dev
) < SKL_REVID_D0
))
13961 intel_ddi_init(dev
, PORT_A
);
13963 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
13965 found
= I915_READ(SFUSE_STRAP
);
13967 if (found
& SFUSE_STRAP_DDIB_DETECTED
)
13968 intel_ddi_init(dev
, PORT_B
);
13969 if (found
& SFUSE_STRAP_DDIC_DETECTED
)
13970 intel_ddi_init(dev
, PORT_C
);
13971 if (found
& SFUSE_STRAP_DDID_DETECTED
)
13972 intel_ddi_init(dev
, PORT_D
);
13973 } else if (HAS_PCH_SPLIT(dev
)) {
13975 dpd_is_edp
= intel_dp_is_edp(dev
, PORT_D
);
13977 if (has_edp_a(dev
))
13978 intel_dp_init(dev
, DP_A
, PORT_A
);
13980 if (I915_READ(PCH_HDMIB
) & SDVO_DETECTED
) {
13981 /* PCH SDVOB multiplex with HDMIB */
13982 found
= intel_sdvo_init(dev
, PCH_SDVOB
, true);
13984 intel_hdmi_init(dev
, PCH_HDMIB
, PORT_B
);
13985 if (!found
&& (I915_READ(PCH_DP_B
) & DP_DETECTED
))
13986 intel_dp_init(dev
, PCH_DP_B
, PORT_B
);
13989 if (I915_READ(PCH_HDMIC
) & SDVO_DETECTED
)
13990 intel_hdmi_init(dev
, PCH_HDMIC
, PORT_C
);
13992 if (!dpd_is_edp
&& I915_READ(PCH_HDMID
) & SDVO_DETECTED
)
13993 intel_hdmi_init(dev
, PCH_HDMID
, PORT_D
);
13995 if (I915_READ(PCH_DP_C
) & DP_DETECTED
)
13996 intel_dp_init(dev
, PCH_DP_C
, PORT_C
);
13998 if (I915_READ(PCH_DP_D
) & DP_DETECTED
)
13999 intel_dp_init(dev
, PCH_DP_D
, PORT_D
);
14000 } else if (IS_VALLEYVIEW(dev
)) {
14002 * The DP_DETECTED bit is the latched state of the DDC
14003 * SDA pin at boot. However since eDP doesn't require DDC
14004 * (no way to plug in a DP->HDMI dongle) the DDC pins for
14005 * eDP ports may have been muxed to an alternate function.
14006 * Thus we can't rely on the DP_DETECTED bit alone to detect
14007 * eDP ports. Consult the VBT as well as DP_DETECTED to
14008 * detect eDP ports.
14010 if (I915_READ(VLV_DISPLAY_BASE
+ GEN4_HDMIB
) & SDVO_DETECTED
&&
14011 !intel_dp_is_edp(dev
, PORT_B
))
14012 intel_hdmi_init(dev
, VLV_DISPLAY_BASE
+ GEN4_HDMIB
,
14014 if (I915_READ(VLV_DISPLAY_BASE
+ DP_B
) & DP_DETECTED
||
14015 intel_dp_is_edp(dev
, PORT_B
))
14016 intel_dp_init(dev
, VLV_DISPLAY_BASE
+ DP_B
, PORT_B
);
14018 if (I915_READ(VLV_DISPLAY_BASE
+ GEN4_HDMIC
) & SDVO_DETECTED
&&
14019 !intel_dp_is_edp(dev
, PORT_C
))
14020 intel_hdmi_init(dev
, VLV_DISPLAY_BASE
+ GEN4_HDMIC
,
14022 if (I915_READ(VLV_DISPLAY_BASE
+ DP_C
) & DP_DETECTED
||
14023 intel_dp_is_edp(dev
, PORT_C
))
14024 intel_dp_init(dev
, VLV_DISPLAY_BASE
+ DP_C
, PORT_C
);
14026 if (IS_CHERRYVIEW(dev
)) {
14027 if (I915_READ(VLV_DISPLAY_BASE
+ CHV_HDMID
) & SDVO_DETECTED
)
14028 intel_hdmi_init(dev
, VLV_DISPLAY_BASE
+ CHV_HDMID
,
14030 /* eDP not supported on port D, so don't check VBT */
14031 if (I915_READ(VLV_DISPLAY_BASE
+ DP_D
) & DP_DETECTED
)
14032 intel_dp_init(dev
, VLV_DISPLAY_BASE
+ DP_D
, PORT_D
);
14035 intel_dsi_init(dev
);
14036 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev
)) {
14037 bool found
= false;
14039 if (I915_READ(GEN3_SDVOB
) & SDVO_DETECTED
) {
14040 DRM_DEBUG_KMS("probing SDVOB\n");
14041 found
= intel_sdvo_init(dev
, GEN3_SDVOB
, true);
14042 if (!found
&& SUPPORTS_INTEGRATED_HDMI(dev
)) {
14043 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
14044 intel_hdmi_init(dev
, GEN4_HDMIB
, PORT_B
);
14047 if (!found
&& SUPPORTS_INTEGRATED_DP(dev
))
14048 intel_dp_init(dev
, DP_B
, PORT_B
);
14051 /* Before G4X SDVOC doesn't have its own detect register */
14053 if (I915_READ(GEN3_SDVOB
) & SDVO_DETECTED
) {
14054 DRM_DEBUG_KMS("probing SDVOC\n");
14055 found
= intel_sdvo_init(dev
, GEN3_SDVOC
, false);
14058 if (!found
&& (I915_READ(GEN3_SDVOC
) & SDVO_DETECTED
)) {
14060 if (SUPPORTS_INTEGRATED_HDMI(dev
)) {
14061 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
14062 intel_hdmi_init(dev
, GEN4_HDMIC
, PORT_C
);
14064 if (SUPPORTS_INTEGRATED_DP(dev
))
14065 intel_dp_init(dev
, DP_C
, PORT_C
);
14068 if (SUPPORTS_INTEGRATED_DP(dev
) &&
14069 (I915_READ(DP_D
) & DP_DETECTED
))
14070 intel_dp_init(dev
, DP_D
, PORT_D
);
14071 } else if (IS_GEN2(dev
))
14072 intel_dvo_init(dev
);
14074 if (SUPPORTS_TV(dev
))
14075 intel_tv_init(dev
);
14077 intel_psr_init(dev
);
14079 for_each_intel_encoder(dev
, encoder
) {
14080 encoder
->base
.possible_crtcs
= encoder
->crtc_mask
;
14081 encoder
->base
.possible_clones
=
14082 intel_encoder_clones(encoder
);
14085 intel_init_pch_refclk(dev
);
14087 drm_helper_move_panel_connectors_to_head(dev
);
14090 static void intel_user_framebuffer_destroy(struct drm_framebuffer
*fb
)
14092 struct drm_device
*dev
= fb
->dev
;
14093 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
14095 drm_framebuffer_cleanup(fb
);
14096 mutex_lock(&dev
->struct_mutex
);
14097 WARN_ON(!intel_fb
->obj
->framebuffer_references
--);
14098 drm_gem_object_unreference(&intel_fb
->obj
->base
);
14099 mutex_unlock(&dev
->struct_mutex
);
14103 static int intel_user_framebuffer_create_handle(struct drm_framebuffer
*fb
,
14104 struct drm_file
*file
,
14105 unsigned int *handle
)
14107 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
14108 struct drm_i915_gem_object
*obj
= intel_fb
->obj
;
14110 return drm_gem_handle_create(file
, &obj
->base
, handle
);
14113 static const struct drm_framebuffer_funcs intel_fb_funcs
= {
14114 .destroy
= intel_user_framebuffer_destroy
,
14115 .create_handle
= intel_user_framebuffer_create_handle
,
14119 u32
intel_fb_pitch_limit(struct drm_device
*dev
, uint64_t fb_modifier
,
14120 uint32_t pixel_format
)
14122 u32 gen
= INTEL_INFO(dev
)->gen
;
14125 /* "The stride in bytes must not exceed the of the size of 8K
14126 * pixels and 32K bytes."
14128 return min(8192*drm_format_plane_cpp(pixel_format
, 0), 32768);
14129 } else if (gen
>= 5 && !IS_VALLEYVIEW(dev
)) {
14131 } else if (gen
>= 4) {
14132 if (fb_modifier
== I915_FORMAT_MOD_X_TILED
)
14136 } else if (gen
>= 3) {
14137 if (fb_modifier
== I915_FORMAT_MOD_X_TILED
)
14142 /* XXX DSPC is limited to 4k tiled */
14147 static int intel_framebuffer_init(struct drm_device
*dev
,
14148 struct intel_framebuffer
*intel_fb
,
14149 struct drm_mode_fb_cmd2
*mode_cmd
,
14150 struct drm_i915_gem_object
*obj
)
14152 unsigned int aligned_height
;
14154 u32 pitch_limit
, stride_alignment
;
14156 WARN_ON(!mutex_is_locked(&dev
->struct_mutex
));
14158 if (mode_cmd
->flags
& DRM_MODE_FB_MODIFIERS
) {
14159 /* Enforce that fb modifier and tiling mode match, but only for
14160 * X-tiled. This is needed for FBC. */
14161 if (!!(obj
->tiling_mode
== I915_TILING_X
) !=
14162 !!(mode_cmd
->modifier
[0] == I915_FORMAT_MOD_X_TILED
)) {
14163 DRM_DEBUG("tiling_mode doesn't match fb modifier\n");
14167 if (obj
->tiling_mode
== I915_TILING_X
)
14168 mode_cmd
->modifier
[0] = I915_FORMAT_MOD_X_TILED
;
14169 else if (obj
->tiling_mode
== I915_TILING_Y
) {
14170 DRM_DEBUG("No Y tiling for legacy addfb\n");
14175 /* Passed in modifier sanity checking. */
14176 switch (mode_cmd
->modifier
[0]) {
14177 case I915_FORMAT_MOD_Y_TILED
:
14178 case I915_FORMAT_MOD_Yf_TILED
:
14179 if (INTEL_INFO(dev
)->gen
< 9) {
14180 DRM_DEBUG("Unsupported tiling 0x%llx!\n",
14181 mode_cmd
->modifier
[0]);
14184 case DRM_FORMAT_MOD_NONE
:
14185 case I915_FORMAT_MOD_X_TILED
:
14188 DRM_DEBUG("Unsupported fb modifier 0x%llx!\n",
14189 mode_cmd
->modifier
[0]);
14193 stride_alignment
= intel_fb_stride_alignment(dev
, mode_cmd
->modifier
[0],
14194 mode_cmd
->pixel_format
);
14195 if (mode_cmd
->pitches
[0] & (stride_alignment
- 1)) {
14196 DRM_DEBUG("pitch (%d) must be at least %u byte aligned\n",
14197 mode_cmd
->pitches
[0], stride_alignment
);
14201 pitch_limit
= intel_fb_pitch_limit(dev
, mode_cmd
->modifier
[0],
14202 mode_cmd
->pixel_format
);
14203 if (mode_cmd
->pitches
[0] > pitch_limit
) {
14204 DRM_DEBUG("%s pitch (%u) must be at less than %d\n",
14205 mode_cmd
->modifier
[0] != DRM_FORMAT_MOD_NONE
?
14206 "tiled" : "linear",
14207 mode_cmd
->pitches
[0], pitch_limit
);
14211 if (mode_cmd
->modifier
[0] == I915_FORMAT_MOD_X_TILED
&&
14212 mode_cmd
->pitches
[0] != obj
->stride
) {
14213 DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n",
14214 mode_cmd
->pitches
[0], obj
->stride
);
14218 /* Reject formats not supported by any plane early. */
14219 switch (mode_cmd
->pixel_format
) {
14220 case DRM_FORMAT_C8
:
14221 case DRM_FORMAT_RGB565
:
14222 case DRM_FORMAT_XRGB8888
:
14223 case DRM_FORMAT_ARGB8888
:
14225 case DRM_FORMAT_XRGB1555
:
14226 case DRM_FORMAT_ARGB1555
:
14227 if (INTEL_INFO(dev
)->gen
> 3) {
14228 DRM_DEBUG("unsupported pixel format: %s\n",
14229 drm_get_format_name(mode_cmd
->pixel_format
));
14233 case DRM_FORMAT_XBGR8888
:
14234 case DRM_FORMAT_ABGR8888
:
14235 case DRM_FORMAT_XRGB2101010
:
14236 case DRM_FORMAT_ARGB2101010
:
14237 case DRM_FORMAT_XBGR2101010
:
14238 case DRM_FORMAT_ABGR2101010
:
14239 if (INTEL_INFO(dev
)->gen
< 4) {
14240 DRM_DEBUG("unsupported pixel format: %s\n",
14241 drm_get_format_name(mode_cmd
->pixel_format
));
14245 case DRM_FORMAT_YUYV
:
14246 case DRM_FORMAT_UYVY
:
14247 case DRM_FORMAT_YVYU
:
14248 case DRM_FORMAT_VYUY
:
14249 if (INTEL_INFO(dev
)->gen
< 5) {
14250 DRM_DEBUG("unsupported pixel format: %s\n",
14251 drm_get_format_name(mode_cmd
->pixel_format
));
14256 DRM_DEBUG("unsupported pixel format: %s\n",
14257 drm_get_format_name(mode_cmd
->pixel_format
));
14261 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
14262 if (mode_cmd
->offsets
[0] != 0)
14265 aligned_height
= intel_fb_align_height(dev
, mode_cmd
->height
,
14266 mode_cmd
->pixel_format
,
14267 mode_cmd
->modifier
[0]);
14268 /* FIXME drm helper for size checks (especially planar formats)? */
14269 if (obj
->base
.size
< aligned_height
* mode_cmd
->pitches
[0])
14272 drm_helper_mode_fill_fb_struct(&intel_fb
->base
, mode_cmd
);
14273 intel_fb
->obj
= obj
;
14274 intel_fb
->obj
->framebuffer_references
++;
14276 ret
= drm_framebuffer_init(dev
, &intel_fb
->base
, &intel_fb_funcs
);
14278 DRM_ERROR("framebuffer init failed %d\n", ret
);
14285 static struct drm_framebuffer
*
14286 intel_user_framebuffer_create(struct drm_device
*dev
,
14287 struct drm_file
*filp
,
14288 struct drm_mode_fb_cmd2
*mode_cmd
)
14290 struct drm_i915_gem_object
*obj
;
14292 obj
= to_intel_bo(drm_gem_object_lookup(dev
, filp
,
14293 mode_cmd
->handles
[0]));
14294 if (&obj
->base
== NULL
)
14295 return ERR_PTR(-ENOENT
);
14297 return intel_framebuffer_create(dev
, mode_cmd
, obj
);
14300 #ifndef CONFIG_DRM_I915_FBDEV
14301 static inline void intel_fbdev_output_poll_changed(struct drm_device
*dev
)
14306 static const struct drm_mode_config_funcs intel_mode_funcs
= {
14307 .fb_create
= intel_user_framebuffer_create
,
14308 .output_poll_changed
= intel_fbdev_output_poll_changed
,
14309 .atomic_check
= intel_atomic_check
,
14310 .atomic_commit
= intel_atomic_commit
,
14313 /* Set up chip specific display functions */
14314 static void intel_init_display(struct drm_device
*dev
)
14316 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14318 if (HAS_PCH_SPLIT(dev
) || IS_G4X(dev
))
14319 dev_priv
->display
.find_dpll
= g4x_find_best_dpll
;
14320 else if (IS_CHERRYVIEW(dev
))
14321 dev_priv
->display
.find_dpll
= chv_find_best_dpll
;
14322 else if (IS_VALLEYVIEW(dev
))
14323 dev_priv
->display
.find_dpll
= vlv_find_best_dpll
;
14324 else if (IS_PINEVIEW(dev
))
14325 dev_priv
->display
.find_dpll
= pnv_find_best_dpll
;
14327 dev_priv
->display
.find_dpll
= i9xx_find_best_dpll
;
14329 if (INTEL_INFO(dev
)->gen
>= 9) {
14330 dev_priv
->display
.get_pipe_config
= haswell_get_pipe_config
;
14331 dev_priv
->display
.get_initial_plane_config
=
14332 skylake_get_initial_plane_config
;
14333 dev_priv
->display
.crtc_compute_clock
=
14334 haswell_crtc_compute_clock
;
14335 dev_priv
->display
.crtc_enable
= haswell_crtc_enable
;
14336 dev_priv
->display
.crtc_disable
= haswell_crtc_disable
;
14337 dev_priv
->display
.off
= ironlake_crtc_off
;
14338 dev_priv
->display
.update_primary_plane
=
14339 skylake_update_primary_plane
;
14340 } else if (HAS_DDI(dev
)) {
14341 dev_priv
->display
.get_pipe_config
= haswell_get_pipe_config
;
14342 dev_priv
->display
.get_initial_plane_config
=
14343 ironlake_get_initial_plane_config
;
14344 dev_priv
->display
.crtc_compute_clock
=
14345 haswell_crtc_compute_clock
;
14346 dev_priv
->display
.crtc_enable
= haswell_crtc_enable
;
14347 dev_priv
->display
.crtc_disable
= haswell_crtc_disable
;
14348 dev_priv
->display
.off
= ironlake_crtc_off
;
14349 dev_priv
->display
.update_primary_plane
=
14350 ironlake_update_primary_plane
;
14351 } else if (HAS_PCH_SPLIT(dev
)) {
14352 dev_priv
->display
.get_pipe_config
= ironlake_get_pipe_config
;
14353 dev_priv
->display
.get_initial_plane_config
=
14354 ironlake_get_initial_plane_config
;
14355 dev_priv
->display
.crtc_compute_clock
=
14356 ironlake_crtc_compute_clock
;
14357 dev_priv
->display
.crtc_enable
= ironlake_crtc_enable
;
14358 dev_priv
->display
.crtc_disable
= ironlake_crtc_disable
;
14359 dev_priv
->display
.off
= ironlake_crtc_off
;
14360 dev_priv
->display
.update_primary_plane
=
14361 ironlake_update_primary_plane
;
14362 } else if (IS_VALLEYVIEW(dev
)) {
14363 dev_priv
->display
.get_pipe_config
= i9xx_get_pipe_config
;
14364 dev_priv
->display
.get_initial_plane_config
=
14365 i9xx_get_initial_plane_config
;
14366 dev_priv
->display
.crtc_compute_clock
= i9xx_crtc_compute_clock
;
14367 dev_priv
->display
.crtc_enable
= valleyview_crtc_enable
;
14368 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
14369 dev_priv
->display
.off
= i9xx_crtc_off
;
14370 dev_priv
->display
.update_primary_plane
=
14371 i9xx_update_primary_plane
;
14373 dev_priv
->display
.get_pipe_config
= i9xx_get_pipe_config
;
14374 dev_priv
->display
.get_initial_plane_config
=
14375 i9xx_get_initial_plane_config
;
14376 dev_priv
->display
.crtc_compute_clock
= i9xx_crtc_compute_clock
;
14377 dev_priv
->display
.crtc_enable
= i9xx_crtc_enable
;
14378 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
14379 dev_priv
->display
.off
= i9xx_crtc_off
;
14380 dev_priv
->display
.update_primary_plane
=
14381 i9xx_update_primary_plane
;
14384 /* Returns the core display clock speed */
14385 if (IS_SKYLAKE(dev
))
14386 dev_priv
->display
.get_display_clock_speed
=
14387 skylake_get_display_clock_speed
;
14388 else if (IS_BROADWELL(dev
))
14389 dev_priv
->display
.get_display_clock_speed
=
14390 broadwell_get_display_clock_speed
;
14391 else if (IS_HASWELL(dev
))
14392 dev_priv
->display
.get_display_clock_speed
=
14393 haswell_get_display_clock_speed
;
14394 else if (IS_VALLEYVIEW(dev
))
14395 dev_priv
->display
.get_display_clock_speed
=
14396 valleyview_get_display_clock_speed
;
14397 else if (IS_GEN5(dev
))
14398 dev_priv
->display
.get_display_clock_speed
=
14399 ilk_get_display_clock_speed
;
14400 else if (IS_I945G(dev
) || IS_BROADWATER(dev
) ||
14401 IS_GEN6(dev
) || IS_IVYBRIDGE(dev
) || (IS_G33(dev
) && !IS_PINEVIEW_M(dev
)))
14402 dev_priv
->display
.get_display_clock_speed
=
14403 i945_get_display_clock_speed
;
14404 else if (IS_I915G(dev
))
14405 dev_priv
->display
.get_display_clock_speed
=
14406 i915_get_display_clock_speed
;
14407 else if (IS_I945GM(dev
) || IS_845G(dev
))
14408 dev_priv
->display
.get_display_clock_speed
=
14409 i9xx_misc_get_display_clock_speed
;
14410 else if (IS_PINEVIEW(dev
))
14411 dev_priv
->display
.get_display_clock_speed
=
14412 pnv_get_display_clock_speed
;
14413 else if (IS_I915GM(dev
))
14414 dev_priv
->display
.get_display_clock_speed
=
14415 i915gm_get_display_clock_speed
;
14416 else if (IS_I865G(dev
))
14417 dev_priv
->display
.get_display_clock_speed
=
14418 i865_get_display_clock_speed
;
14419 else if (IS_I85X(dev
))
14420 dev_priv
->display
.get_display_clock_speed
=
14421 i855_get_display_clock_speed
;
14422 else /* 852, 830 */
14423 dev_priv
->display
.get_display_clock_speed
=
14424 i830_get_display_clock_speed
;
14426 if (IS_GEN5(dev
)) {
14427 dev_priv
->display
.fdi_link_train
= ironlake_fdi_link_train
;
14428 } else if (IS_GEN6(dev
)) {
14429 dev_priv
->display
.fdi_link_train
= gen6_fdi_link_train
;
14430 } else if (IS_IVYBRIDGE(dev
)) {
14431 /* FIXME: detect B0+ stepping and use auto training */
14432 dev_priv
->display
.fdi_link_train
= ivb_manual_fdi_link_train
;
14433 } else if (IS_HASWELL(dev
) || IS_BROADWELL(dev
)) {
14434 dev_priv
->display
.fdi_link_train
= hsw_fdi_link_train
;
14435 } else if (IS_VALLEYVIEW(dev
)) {
14436 dev_priv
->display
.modeset_global_resources
=
14437 valleyview_modeset_global_resources
;
14438 } else if (IS_BROXTON(dev
)) {
14439 dev_priv
->display
.modeset_global_resources
=
14440 broxton_modeset_global_resources
;
14443 switch (INTEL_INFO(dev
)->gen
) {
14445 dev_priv
->display
.queue_flip
= intel_gen2_queue_flip
;
14449 dev_priv
->display
.queue_flip
= intel_gen3_queue_flip
;
14454 dev_priv
->display
.queue_flip
= intel_gen4_queue_flip
;
14458 dev_priv
->display
.queue_flip
= intel_gen6_queue_flip
;
14461 case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */
14462 dev_priv
->display
.queue_flip
= intel_gen7_queue_flip
;
14465 /* Drop through - unsupported since execlist only. */
14467 /* Default just returns -ENODEV to indicate unsupported */
14468 dev_priv
->display
.queue_flip
= intel_default_queue_flip
;
14471 intel_panel_init_backlight_funcs(dev
);
14473 mutex_init(&dev_priv
->pps_mutex
);
14477 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
14478 * resume, or other times. This quirk makes sure that's the case for
14479 * affected systems.
14481 static void quirk_pipea_force(struct drm_device
*dev
)
14483 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14485 dev_priv
->quirks
|= QUIRK_PIPEA_FORCE
;
14486 DRM_INFO("applying pipe a force quirk\n");
14489 static void quirk_pipeb_force(struct drm_device
*dev
)
14491 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14493 dev_priv
->quirks
|= QUIRK_PIPEB_FORCE
;
14494 DRM_INFO("applying pipe b force quirk\n");
14498 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
14500 static void quirk_ssc_force_disable(struct drm_device
*dev
)
14502 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14503 dev_priv
->quirks
|= QUIRK_LVDS_SSC_DISABLE
;
14504 DRM_INFO("applying lvds SSC disable quirk\n");
14508 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
14511 static void quirk_invert_brightness(struct drm_device
*dev
)
14513 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14514 dev_priv
->quirks
|= QUIRK_INVERT_BRIGHTNESS
;
14515 DRM_INFO("applying inverted panel brightness quirk\n");
14518 /* Some VBT's incorrectly indicate no backlight is present */
14519 static void quirk_backlight_present(struct drm_device
*dev
)
14521 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14522 dev_priv
->quirks
|= QUIRK_BACKLIGHT_PRESENT
;
14523 DRM_INFO("applying backlight present quirk\n");
14526 struct intel_quirk
{
14528 int subsystem_vendor
;
14529 int subsystem_device
;
14530 void (*hook
)(struct drm_device
*dev
);
14533 /* For systems that don't have a meaningful PCI subdevice/subvendor ID */
14534 struct intel_dmi_quirk
{
14535 void (*hook
)(struct drm_device
*dev
);
14536 const struct dmi_system_id (*dmi_id_list
)[];
14539 static int intel_dmi_reverse_brightness(const struct dmi_system_id
*id
)
14541 DRM_INFO("Backlight polarity reversed on %s\n", id
->ident
);
14545 static const struct intel_dmi_quirk intel_dmi_quirks
[] = {
14547 .dmi_id_list
= &(const struct dmi_system_id
[]) {
14549 .callback
= intel_dmi_reverse_brightness
,
14550 .ident
= "NCR Corporation",
14551 .matches
= {DMI_MATCH(DMI_SYS_VENDOR
, "NCR Corporation"),
14552 DMI_MATCH(DMI_PRODUCT_NAME
, ""),
14555 { } /* terminating entry */
14557 .hook
= quirk_invert_brightness
,
14561 static struct intel_quirk intel_quirks
[] = {
14562 /* HP Mini needs pipe A force quirk (LP: #322104) */
14563 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force
},
14565 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
14566 { 0x2592, 0x1179, 0x0001, quirk_pipea_force
},
14568 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
14569 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force
},
14571 /* 830 needs to leave pipe A & dpll A up */
14572 { 0x3577, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipea_force
},
14574 /* 830 needs to leave pipe B & dpll B up */
14575 { 0x3577, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipeb_force
},
14577 /* Lenovo U160 cannot use SSC on LVDS */
14578 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable
},
14580 /* Sony Vaio Y cannot use SSC on LVDS */
14581 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable
},
14583 /* Acer Aspire 5734Z must invert backlight brightness */
14584 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness
},
14586 /* Acer/eMachines G725 */
14587 { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness
},
14589 /* Acer/eMachines e725 */
14590 { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness
},
14592 /* Acer/Packard Bell NCL20 */
14593 { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness
},
14595 /* Acer Aspire 4736Z */
14596 { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness
},
14598 /* Acer Aspire 5336 */
14599 { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness
},
14601 /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */
14602 { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present
},
14604 /* Acer C720 Chromebook (Core i3 4005U) */
14605 { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present
},
14607 /* Apple Macbook 2,1 (Core 2 T7400) */
14608 { 0x27a2, 0x8086, 0x7270, quirk_backlight_present
},
14610 /* Toshiba CB35 Chromebook (Celeron 2955U) */
14611 { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present
},
14613 /* HP Chromebook 14 (Celeron 2955U) */
14614 { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present
},
14616 /* Dell Chromebook 11 */
14617 { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present
},
14620 static void intel_init_quirks(struct drm_device
*dev
)
14622 struct pci_dev
*d
= dev
->pdev
;
14625 for (i
= 0; i
< ARRAY_SIZE(intel_quirks
); i
++) {
14626 struct intel_quirk
*q
= &intel_quirks
[i
];
14628 if (d
->device
== q
->device
&&
14629 (d
->subsystem_vendor
== q
->subsystem_vendor
||
14630 q
->subsystem_vendor
== PCI_ANY_ID
) &&
14631 (d
->subsystem_device
== q
->subsystem_device
||
14632 q
->subsystem_device
== PCI_ANY_ID
))
14635 for (i
= 0; i
< ARRAY_SIZE(intel_dmi_quirks
); i
++) {
14636 if (dmi_check_system(*intel_dmi_quirks
[i
].dmi_id_list
) != 0)
14637 intel_dmi_quirks
[i
].hook(dev
);
14641 /* Disable the VGA plane that we never use */
14642 static void i915_disable_vga(struct drm_device
*dev
)
14644 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14646 u32 vga_reg
= i915_vgacntrl_reg(dev
);
14648 /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */
14649 vga_get_uninterruptible(dev
->pdev
, VGA_RSRC_LEGACY_IO
);
14650 outb(SR01
, VGA_SR_INDEX
);
14651 sr1
= inb(VGA_SR_DATA
);
14652 outb(sr1
| 1<<5, VGA_SR_DATA
);
14653 vga_put(dev
->pdev
, VGA_RSRC_LEGACY_IO
);
14656 I915_WRITE(vga_reg
, VGA_DISP_DISABLE
);
14657 POSTING_READ(vga_reg
);
14660 void intel_modeset_init_hw(struct drm_device
*dev
)
14662 intel_prepare_ddi(dev
);
14664 if (IS_VALLEYVIEW(dev
))
14665 vlv_update_cdclk(dev
);
14667 intel_init_clock_gating(dev
);
14669 intel_enable_gt_powersave(dev
);
14672 void intel_modeset_init(struct drm_device
*dev
)
14674 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14677 struct intel_crtc
*crtc
;
14679 drm_mode_config_init(dev
);
14681 dev
->mode_config
.min_width
= 0;
14682 dev
->mode_config
.min_height
= 0;
14684 dev
->mode_config
.preferred_depth
= 24;
14685 dev
->mode_config
.prefer_shadow
= 1;
14687 dev
->mode_config
.allow_fb_modifiers
= true;
14689 dev
->mode_config
.funcs
= &intel_mode_funcs
;
14691 intel_init_quirks(dev
);
14693 intel_init_pm(dev
);
14695 if (INTEL_INFO(dev
)->num_pipes
== 0)
14698 intel_init_display(dev
);
14699 intel_init_audio(dev
);
14701 if (IS_GEN2(dev
)) {
14702 dev
->mode_config
.max_width
= 2048;
14703 dev
->mode_config
.max_height
= 2048;
14704 } else if (IS_GEN3(dev
)) {
14705 dev
->mode_config
.max_width
= 4096;
14706 dev
->mode_config
.max_height
= 4096;
14708 dev
->mode_config
.max_width
= 8192;
14709 dev
->mode_config
.max_height
= 8192;
14712 if (IS_845G(dev
) || IS_I865G(dev
)) {
14713 dev
->mode_config
.cursor_width
= IS_845G(dev
) ? 64 : 512;
14714 dev
->mode_config
.cursor_height
= 1023;
14715 } else if (IS_GEN2(dev
)) {
14716 dev
->mode_config
.cursor_width
= GEN2_CURSOR_WIDTH
;
14717 dev
->mode_config
.cursor_height
= GEN2_CURSOR_HEIGHT
;
14719 dev
->mode_config
.cursor_width
= MAX_CURSOR_WIDTH
;
14720 dev
->mode_config
.cursor_height
= MAX_CURSOR_HEIGHT
;
14723 dev
->mode_config
.fb_base
= dev_priv
->gtt
.mappable_base
;
14725 DRM_DEBUG_KMS("%d display pipe%s available.\n",
14726 INTEL_INFO(dev
)->num_pipes
,
14727 INTEL_INFO(dev
)->num_pipes
> 1 ? "s" : "");
14729 for_each_pipe(dev_priv
, pipe
) {
14730 intel_crtc_init(dev
, pipe
);
14731 for_each_sprite(dev_priv
, pipe
, sprite
) {
14732 ret
= intel_plane_init(dev
, pipe
, sprite
);
14734 DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n",
14735 pipe_name(pipe
), sprite_name(pipe
, sprite
), ret
);
14739 intel_init_dpio(dev
);
14741 intel_shared_dpll_init(dev
);
14743 /* Just disable it once at startup */
14744 i915_disable_vga(dev
);
14745 intel_setup_outputs(dev
);
14747 /* Just in case the BIOS is doing something questionable. */
14748 intel_fbc_disable(dev
);
14750 drm_modeset_lock_all(dev
);
14751 intel_modeset_setup_hw_state(dev
, false);
14752 drm_modeset_unlock_all(dev
);
14754 for_each_intel_crtc(dev
, crtc
) {
14759 * Note that reserving the BIOS fb up front prevents us
14760 * from stuffing other stolen allocations like the ring
14761 * on top. This prevents some ugliness at boot time, and
14762 * can even allow for smooth boot transitions if the BIOS
14763 * fb is large enough for the active pipe configuration.
14765 if (dev_priv
->display
.get_initial_plane_config
) {
14766 dev_priv
->display
.get_initial_plane_config(crtc
,
14767 &crtc
->plane_config
);
14769 * If the fb is shared between multiple heads, we'll
14770 * just get the first one.
14772 intel_find_initial_plane_obj(crtc
, &crtc
->plane_config
);
14777 static void intel_enable_pipe_a(struct drm_device
*dev
)
14779 struct intel_connector
*connector
;
14780 struct drm_connector
*crt
= NULL
;
14781 struct intel_load_detect_pipe load_detect_temp
;
14782 struct drm_modeset_acquire_ctx
*ctx
= dev
->mode_config
.acquire_ctx
;
14784 /* We can't just switch on the pipe A, we need to set things up with a
14785 * proper mode and output configuration. As a gross hack, enable pipe A
14786 * by enabling the load detect pipe once. */
14787 for_each_intel_connector(dev
, connector
) {
14788 if (connector
->encoder
->type
== INTEL_OUTPUT_ANALOG
) {
14789 crt
= &connector
->base
;
14797 if (intel_get_load_detect_pipe(crt
, NULL
, &load_detect_temp
, ctx
))
14798 intel_release_load_detect_pipe(crt
, &load_detect_temp
, ctx
);
14802 intel_check_plane_mapping(struct intel_crtc
*crtc
)
14804 struct drm_device
*dev
= crtc
->base
.dev
;
14805 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14808 if (INTEL_INFO(dev
)->num_pipes
== 1)
14811 reg
= DSPCNTR(!crtc
->plane
);
14812 val
= I915_READ(reg
);
14814 if ((val
& DISPLAY_PLANE_ENABLE
) &&
14815 (!!(val
& DISPPLANE_SEL_PIPE_MASK
) == crtc
->pipe
))
14821 static void intel_sanitize_crtc(struct intel_crtc
*crtc
)
14823 struct drm_device
*dev
= crtc
->base
.dev
;
14824 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14827 /* Clear any frame start delays used for debugging left by the BIOS */
14828 reg
= PIPECONF(crtc
->config
->cpu_transcoder
);
14829 I915_WRITE(reg
, I915_READ(reg
) & ~PIPECONF_FRAME_START_DELAY_MASK
);
14831 /* restore vblank interrupts to correct state */
14832 drm_crtc_vblank_reset(&crtc
->base
);
14833 if (crtc
->active
) {
14834 update_scanline_offset(crtc
);
14835 drm_crtc_vblank_on(&crtc
->base
);
14838 /* We need to sanitize the plane -> pipe mapping first because this will
14839 * disable the crtc (and hence change the state) if it is wrong. Note
14840 * that gen4+ has a fixed plane -> pipe mapping. */
14841 if (INTEL_INFO(dev
)->gen
< 4 && !intel_check_plane_mapping(crtc
)) {
14842 struct intel_connector
*connector
;
14845 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
14846 crtc
->base
.base
.id
);
14848 /* Pipe has the wrong plane attached and the plane is active.
14849 * Temporarily change the plane mapping and disable everything
14851 plane
= crtc
->plane
;
14852 to_intel_plane_state(crtc
->base
.primary
->state
)->visible
= true;
14853 crtc
->plane
= !plane
;
14854 intel_crtc_disable_planes(&crtc
->base
);
14855 dev_priv
->display
.crtc_disable(&crtc
->base
);
14856 crtc
->plane
= plane
;
14858 /* ... and break all links. */
14859 for_each_intel_connector(dev
, connector
) {
14860 if (connector
->encoder
->base
.crtc
!= &crtc
->base
)
14863 connector
->base
.dpms
= DRM_MODE_DPMS_OFF
;
14864 connector
->base
.encoder
= NULL
;
14866 /* multiple connectors may have the same encoder:
14867 * handle them and break crtc link separately */
14868 for_each_intel_connector(dev
, connector
)
14869 if (connector
->encoder
->base
.crtc
== &crtc
->base
) {
14870 connector
->encoder
->base
.crtc
= NULL
;
14871 connector
->encoder
->connectors_active
= false;
14874 WARN_ON(crtc
->active
);
14875 crtc
->base
.state
->enable
= false;
14876 crtc
->base
.enabled
= false;
14879 if (dev_priv
->quirks
& QUIRK_PIPEA_FORCE
&&
14880 crtc
->pipe
== PIPE_A
&& !crtc
->active
) {
14881 /* BIOS forgot to enable pipe A, this mostly happens after
14882 * resume. Force-enable the pipe to fix this, the update_dpms
14883 * call below we restore the pipe to the right state, but leave
14884 * the required bits on. */
14885 intel_enable_pipe_a(dev
);
14888 /* Adjust the state of the output pipe according to whether we
14889 * have active connectors/encoders. */
14890 intel_crtc_update_dpms(&crtc
->base
);
14892 if (crtc
->active
!= crtc
->base
.state
->enable
) {
14893 struct intel_encoder
*encoder
;
14895 /* This can happen either due to bugs in the get_hw_state
14896 * functions or because the pipe is force-enabled due to the
14898 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
14899 crtc
->base
.base
.id
,
14900 crtc
->base
.state
->enable
? "enabled" : "disabled",
14901 crtc
->active
? "enabled" : "disabled");
14903 crtc
->base
.state
->enable
= crtc
->active
;
14904 crtc
->base
.enabled
= crtc
->active
;
14906 /* Because we only establish the connector -> encoder ->
14907 * crtc links if something is active, this means the
14908 * crtc is now deactivated. Break the links. connector
14909 * -> encoder links are only establish when things are
14910 * actually up, hence no need to break them. */
14911 WARN_ON(crtc
->active
);
14913 for_each_encoder_on_crtc(dev
, &crtc
->base
, encoder
) {
14914 WARN_ON(encoder
->connectors_active
);
14915 encoder
->base
.crtc
= NULL
;
14919 if (crtc
->active
|| HAS_GMCH_DISPLAY(dev
)) {
14921 * We start out with underrun reporting disabled to avoid races.
14922 * For correct bookkeeping mark this on active crtcs.
14924 * Also on gmch platforms we dont have any hardware bits to
14925 * disable the underrun reporting. Which means we need to start
14926 * out with underrun reporting disabled also on inactive pipes,
14927 * since otherwise we'll complain about the garbage we read when
14928 * e.g. coming up after runtime pm.
14930 * No protection against concurrent access is required - at
14931 * worst a fifo underrun happens which also sets this to false.
14933 crtc
->cpu_fifo_underrun_disabled
= true;
14934 crtc
->pch_fifo_underrun_disabled
= true;
14938 static void intel_sanitize_encoder(struct intel_encoder
*encoder
)
14940 struct intel_connector
*connector
;
14941 struct drm_device
*dev
= encoder
->base
.dev
;
14943 /* We need to check both for a crtc link (meaning that the
14944 * encoder is active and trying to read from a pipe) and the
14945 * pipe itself being active. */
14946 bool has_active_crtc
= encoder
->base
.crtc
&&
14947 to_intel_crtc(encoder
->base
.crtc
)->active
;
14949 if (encoder
->connectors_active
&& !has_active_crtc
) {
14950 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
14951 encoder
->base
.base
.id
,
14952 encoder
->base
.name
);
14954 /* Connector is active, but has no active pipe. This is
14955 * fallout from our resume register restoring. Disable
14956 * the encoder manually again. */
14957 if (encoder
->base
.crtc
) {
14958 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
14959 encoder
->base
.base
.id
,
14960 encoder
->base
.name
);
14961 encoder
->disable(encoder
);
14962 if (encoder
->post_disable
)
14963 encoder
->post_disable(encoder
);
14965 encoder
->base
.crtc
= NULL
;
14966 encoder
->connectors_active
= false;
14968 /* Inconsistent output/port/pipe state happens presumably due to
14969 * a bug in one of the get_hw_state functions. Or someplace else
14970 * in our code, like the register restore mess on resume. Clamp
14971 * things to off as a safer default. */
14972 for_each_intel_connector(dev
, connector
) {
14973 if (connector
->encoder
!= encoder
)
14975 connector
->base
.dpms
= DRM_MODE_DPMS_OFF
;
14976 connector
->base
.encoder
= NULL
;
14979 /* Enabled encoders without active connectors will be fixed in
14980 * the crtc fixup. */
14983 void i915_redisable_vga_power_on(struct drm_device
*dev
)
14985 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14986 u32 vga_reg
= i915_vgacntrl_reg(dev
);
14988 if (!(I915_READ(vga_reg
) & VGA_DISP_DISABLE
)) {
14989 DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
14990 i915_disable_vga(dev
);
14994 void i915_redisable_vga(struct drm_device
*dev
)
14996 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
14998 /* This function can be called both from intel_modeset_setup_hw_state or
14999 * at a very early point in our resume sequence, where the power well
15000 * structures are not yet restored. Since this function is at a very
15001 * paranoid "someone might have enabled VGA while we were not looking"
15002 * level, just check if the power well is enabled instead of trying to
15003 * follow the "don't touch the power well if we don't need it" policy
15004 * the rest of the driver uses. */
15005 if (!intel_display_power_is_enabled(dev_priv
, POWER_DOMAIN_VGA
))
15008 i915_redisable_vga_power_on(dev
);
15011 static bool primary_get_hw_state(struct intel_crtc
*crtc
)
15013 struct drm_i915_private
*dev_priv
= crtc
->base
.dev
->dev_private
;
15018 return I915_READ(DSPCNTR(crtc
->plane
)) & DISPLAY_PLANE_ENABLE
;
15021 static void intel_modeset_readout_hw_state(struct drm_device
*dev
)
15023 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
15025 struct intel_crtc
*crtc
;
15026 struct intel_encoder
*encoder
;
15027 struct intel_connector
*connector
;
15030 for_each_intel_crtc(dev
, crtc
) {
15031 struct drm_plane
*primary
= crtc
->base
.primary
;
15032 struct intel_plane_state
*plane_state
;
15034 memset(crtc
->config
, 0, sizeof(*crtc
->config
));
15036 crtc
->config
->quirks
|= PIPE_CONFIG_QUIRK_INHERITED_MODE
;
15038 crtc
->active
= dev_priv
->display
.get_pipe_config(crtc
,
15041 crtc
->base
.state
->enable
= crtc
->active
;
15042 crtc
->base
.enabled
= crtc
->active
;
15044 plane_state
= to_intel_plane_state(primary
->state
);
15045 plane_state
->visible
= primary_get_hw_state(crtc
);
15047 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
15048 crtc
->base
.base
.id
,
15049 crtc
->active
? "enabled" : "disabled");
15052 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
15053 struct intel_shared_dpll
*pll
= &dev_priv
->shared_dplls
[i
];
15055 pll
->on
= pll
->get_hw_state(dev_priv
, pll
,
15056 &pll
->config
.hw_state
);
15058 pll
->config
.crtc_mask
= 0;
15059 for_each_intel_crtc(dev
, crtc
) {
15060 if (crtc
->active
&& intel_crtc_to_shared_dpll(crtc
) == pll
) {
15062 pll
->config
.crtc_mask
|= 1 << crtc
->pipe
;
15066 DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n",
15067 pll
->name
, pll
->config
.crtc_mask
, pll
->on
);
15069 if (pll
->config
.crtc_mask
)
15070 intel_display_power_get(dev_priv
, POWER_DOMAIN_PLLS
);
15073 for_each_intel_encoder(dev
, encoder
) {
15076 if (encoder
->get_hw_state(encoder
, &pipe
)) {
15077 crtc
= to_intel_crtc(dev_priv
->pipe_to_crtc_mapping
[pipe
]);
15078 encoder
->base
.crtc
= &crtc
->base
;
15079 encoder
->get_config(encoder
, crtc
->config
);
15081 encoder
->base
.crtc
= NULL
;
15084 encoder
->connectors_active
= false;
15085 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n",
15086 encoder
->base
.base
.id
,
15087 encoder
->base
.name
,
15088 encoder
->base
.crtc
? "enabled" : "disabled",
15092 for_each_intel_connector(dev
, connector
) {
15093 if (connector
->get_hw_state(connector
)) {
15094 connector
->base
.dpms
= DRM_MODE_DPMS_ON
;
15095 connector
->encoder
->connectors_active
= true;
15096 connector
->base
.encoder
= &connector
->encoder
->base
;
15098 connector
->base
.dpms
= DRM_MODE_DPMS_OFF
;
15099 connector
->base
.encoder
= NULL
;
15101 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
15102 connector
->base
.base
.id
,
15103 connector
->base
.name
,
15104 connector
->base
.encoder
? "enabled" : "disabled");
15108 /* Scan out the current hw modeset state, sanitizes it and maps it into the drm
15109 * and i915 state tracking structures. */
15110 void intel_modeset_setup_hw_state(struct drm_device
*dev
,
15111 bool force_restore
)
15113 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
15115 struct intel_crtc
*crtc
;
15116 struct intel_encoder
*encoder
;
15119 intel_modeset_readout_hw_state(dev
);
15122 * Now that we have the config, copy it to each CRTC struct
15123 * Note that this could go away if we move to using crtc_config
15124 * checking everywhere.
15126 for_each_intel_crtc(dev
, crtc
) {
15127 if (crtc
->active
&& i915
.fastboot
) {
15128 intel_mode_from_pipe_config(&crtc
->base
.mode
,
15130 DRM_DEBUG_KMS("[CRTC:%d] found active mode: ",
15131 crtc
->base
.base
.id
);
15132 drm_mode_debug_printmodeline(&crtc
->base
.mode
);
15136 /* HW state is read out, now we need to sanitize this mess. */
15137 for_each_intel_encoder(dev
, encoder
) {
15138 intel_sanitize_encoder(encoder
);
15141 for_each_pipe(dev_priv
, pipe
) {
15142 crtc
= to_intel_crtc(dev_priv
->pipe_to_crtc_mapping
[pipe
]);
15143 intel_sanitize_crtc(crtc
);
15144 intel_dump_pipe_config(crtc
, crtc
->config
,
15145 "[setup_hw_state]");
15148 intel_modeset_update_connector_atomic_state(dev
);
15150 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
15151 struct intel_shared_dpll
*pll
= &dev_priv
->shared_dplls
[i
];
15153 if (!pll
->on
|| pll
->active
)
15156 DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll
->name
);
15158 pll
->disable(dev_priv
, pll
);
15163 skl_wm_get_hw_state(dev
);
15164 else if (HAS_PCH_SPLIT(dev
))
15165 ilk_wm_get_hw_state(dev
);
15167 if (force_restore
) {
15168 i915_redisable_vga(dev
);
15171 * We need to use raw interfaces for restoring state to avoid
15172 * checking (bogus) intermediate states.
15174 for_each_pipe(dev_priv
, pipe
) {
15175 struct drm_crtc
*crtc
=
15176 dev_priv
->pipe_to_crtc_mapping
[pipe
];
15178 intel_crtc_restore_mode(crtc
);
15181 intel_modeset_update_staged_output_state(dev
);
15184 intel_modeset_check_state(dev
);
15187 void intel_modeset_gem_init(struct drm_device
*dev
)
15189 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
15190 struct drm_crtc
*c
;
15191 struct drm_i915_gem_object
*obj
;
15194 mutex_lock(&dev
->struct_mutex
);
15195 intel_init_gt_powersave(dev
);
15196 mutex_unlock(&dev
->struct_mutex
);
15199 * There may be no VBT; and if the BIOS enabled SSC we can
15200 * just keep using it to avoid unnecessary flicker. Whereas if the
15201 * BIOS isn't using it, don't assume it will work even if the VBT
15202 * indicates as much.
15204 if (HAS_PCH_IBX(dev
) || HAS_PCH_CPT(dev
))
15205 dev_priv
->vbt
.lvds_use_ssc
= !!(I915_READ(PCH_DREF_CONTROL
) &
15208 intel_modeset_init_hw(dev
);
15210 intel_setup_overlay(dev
);
15213 * Make sure any fbs we allocated at startup are properly
15214 * pinned & fenced. When we do the allocation it's too early
15217 for_each_crtc(dev
, c
) {
15218 obj
= intel_fb_obj(c
->primary
->fb
);
15222 mutex_lock(&dev
->struct_mutex
);
15223 ret
= intel_pin_and_fence_fb_obj(c
->primary
,
15227 mutex_unlock(&dev
->struct_mutex
);
15229 DRM_ERROR("failed to pin boot fb on pipe %d\n",
15230 to_intel_crtc(c
)->pipe
);
15231 drm_framebuffer_unreference(c
->primary
->fb
);
15232 c
->primary
->fb
= NULL
;
15233 update_state_fb(c
->primary
);
15237 intel_backlight_register(dev
);
15240 void intel_connector_unregister(struct intel_connector
*intel_connector
)
15242 struct drm_connector
*connector
= &intel_connector
->base
;
15244 intel_panel_destroy_backlight(connector
);
15245 drm_connector_unregister(connector
);
15248 void intel_modeset_cleanup(struct drm_device
*dev
)
15250 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
15251 struct drm_connector
*connector
;
15253 intel_disable_gt_powersave(dev
);
15255 intel_backlight_unregister(dev
);
15258 * Interrupts and polling as the first thing to avoid creating havoc.
15259 * Too much stuff here (turning of connectors, ...) would
15260 * experience fancy races otherwise.
15262 intel_irq_uninstall(dev_priv
);
15265 * Due to the hpd irq storm handling the hotplug work can re-arm the
15266 * poll handlers. Hence disable polling after hpd handling is shut down.
15268 drm_kms_helper_poll_fini(dev
);
15270 mutex_lock(&dev
->struct_mutex
);
15272 intel_unregister_dsm_handler();
15274 intel_fbc_disable(dev
);
15276 mutex_unlock(&dev
->struct_mutex
);
15278 /* flush any delayed tasks or pending work */
15279 flush_scheduled_work();
15281 /* destroy the backlight and sysfs files before encoders/connectors */
15282 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
15283 struct intel_connector
*intel_connector
;
15285 intel_connector
= to_intel_connector(connector
);
15286 intel_connector
->unregister(intel_connector
);
15289 drm_mode_config_cleanup(dev
);
15291 intel_cleanup_overlay(dev
);
15293 mutex_lock(&dev
->struct_mutex
);
15294 intel_cleanup_gt_powersave(dev
);
15295 mutex_unlock(&dev
->struct_mutex
);
15299 * Return which encoder is currently attached for connector.
15301 struct drm_encoder
*intel_best_encoder(struct drm_connector
*connector
)
15303 return &intel_attached_encoder(connector
)->base
;
15306 void intel_connector_attach_encoder(struct intel_connector
*connector
,
15307 struct intel_encoder
*encoder
)
15309 connector
->encoder
= encoder
;
15310 drm_mode_connector_attach_encoder(&connector
->base
,
15315 * set vga decode state - true == enable VGA decode
15317 int intel_modeset_vga_set_state(struct drm_device
*dev
, bool state
)
15319 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
15320 unsigned reg
= INTEL_INFO(dev
)->gen
>= 6 ? SNB_GMCH_CTRL
: INTEL_GMCH_CTRL
;
15323 if (pci_read_config_word(dev_priv
->bridge_dev
, reg
, &gmch_ctrl
)) {
15324 DRM_ERROR("failed to read control word\n");
15328 if (!!(gmch_ctrl
& INTEL_GMCH_VGA_DISABLE
) == !state
)
15332 gmch_ctrl
&= ~INTEL_GMCH_VGA_DISABLE
;
15334 gmch_ctrl
|= INTEL_GMCH_VGA_DISABLE
;
15336 if (pci_write_config_word(dev_priv
->bridge_dev
, reg
, gmch_ctrl
)) {
15337 DRM_ERROR("failed to write control word\n");
15344 struct intel_display_error_state
{
15346 u32 power_well_driver
;
15348 int num_transcoders
;
15350 struct intel_cursor_error_state
{
15355 } cursor
[I915_MAX_PIPES
];
15357 struct intel_pipe_error_state
{
15358 bool power_domain_on
;
15361 } pipe
[I915_MAX_PIPES
];
15363 struct intel_plane_error_state
{
15371 } plane
[I915_MAX_PIPES
];
15373 struct intel_transcoder_error_state
{
15374 bool power_domain_on
;
15375 enum transcoder cpu_transcoder
;
15388 struct intel_display_error_state
*
15389 intel_display_capture_error_state(struct drm_device
*dev
)
15391 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
15392 struct intel_display_error_state
*error
;
15393 int transcoders
[] = {
15401 if (INTEL_INFO(dev
)->num_pipes
== 0)
15404 error
= kzalloc(sizeof(*error
), GFP_ATOMIC
);
15408 if (IS_HASWELL(dev
) || IS_BROADWELL(dev
))
15409 error
->power_well_driver
= I915_READ(HSW_PWR_WELL_DRIVER
);
15411 for_each_pipe(dev_priv
, i
) {
15412 error
->pipe
[i
].power_domain_on
=
15413 __intel_display_power_is_enabled(dev_priv
,
15414 POWER_DOMAIN_PIPE(i
));
15415 if (!error
->pipe
[i
].power_domain_on
)
15418 error
->cursor
[i
].control
= I915_READ(CURCNTR(i
));
15419 error
->cursor
[i
].position
= I915_READ(CURPOS(i
));
15420 error
->cursor
[i
].base
= I915_READ(CURBASE(i
));
15422 error
->plane
[i
].control
= I915_READ(DSPCNTR(i
));
15423 error
->plane
[i
].stride
= I915_READ(DSPSTRIDE(i
));
15424 if (INTEL_INFO(dev
)->gen
<= 3) {
15425 error
->plane
[i
].size
= I915_READ(DSPSIZE(i
));
15426 error
->plane
[i
].pos
= I915_READ(DSPPOS(i
));
15428 if (INTEL_INFO(dev
)->gen
<= 7 && !IS_HASWELL(dev
))
15429 error
->plane
[i
].addr
= I915_READ(DSPADDR(i
));
15430 if (INTEL_INFO(dev
)->gen
>= 4) {
15431 error
->plane
[i
].surface
= I915_READ(DSPSURF(i
));
15432 error
->plane
[i
].tile_offset
= I915_READ(DSPTILEOFF(i
));
15435 error
->pipe
[i
].source
= I915_READ(PIPESRC(i
));
15437 if (HAS_GMCH_DISPLAY(dev
))
15438 error
->pipe
[i
].stat
= I915_READ(PIPESTAT(i
));
15441 error
->num_transcoders
= INTEL_INFO(dev
)->num_pipes
;
15442 if (HAS_DDI(dev_priv
->dev
))
15443 error
->num_transcoders
++; /* Account for eDP. */
15445 for (i
= 0; i
< error
->num_transcoders
; i
++) {
15446 enum transcoder cpu_transcoder
= transcoders
[i
];
15448 error
->transcoder
[i
].power_domain_on
=
15449 __intel_display_power_is_enabled(dev_priv
,
15450 POWER_DOMAIN_TRANSCODER(cpu_transcoder
));
15451 if (!error
->transcoder
[i
].power_domain_on
)
15454 error
->transcoder
[i
].cpu_transcoder
= cpu_transcoder
;
15456 error
->transcoder
[i
].conf
= I915_READ(PIPECONF(cpu_transcoder
));
15457 error
->transcoder
[i
].htotal
= I915_READ(HTOTAL(cpu_transcoder
));
15458 error
->transcoder
[i
].hblank
= I915_READ(HBLANK(cpu_transcoder
));
15459 error
->transcoder
[i
].hsync
= I915_READ(HSYNC(cpu_transcoder
));
15460 error
->transcoder
[i
].vtotal
= I915_READ(VTOTAL(cpu_transcoder
));
15461 error
->transcoder
[i
].vblank
= I915_READ(VBLANK(cpu_transcoder
));
15462 error
->transcoder
[i
].vsync
= I915_READ(VSYNC(cpu_transcoder
));
15468 #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
15471 intel_display_print_error_state(struct drm_i915_error_state_buf
*m
,
15472 struct drm_device
*dev
,
15473 struct intel_display_error_state
*error
)
15475 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
15481 err_printf(m
, "Num Pipes: %d\n", INTEL_INFO(dev
)->num_pipes
);
15482 if (IS_HASWELL(dev
) || IS_BROADWELL(dev
))
15483 err_printf(m
, "PWR_WELL_CTL2: %08x\n",
15484 error
->power_well_driver
);
15485 for_each_pipe(dev_priv
, i
) {
15486 err_printf(m
, "Pipe [%d]:\n", i
);
15487 err_printf(m
, " Power: %s\n",
15488 error
->pipe
[i
].power_domain_on
? "on" : "off");
15489 err_printf(m
, " SRC: %08x\n", error
->pipe
[i
].source
);
15490 err_printf(m
, " STAT: %08x\n", error
->pipe
[i
].stat
);
15492 err_printf(m
, "Plane [%d]:\n", i
);
15493 err_printf(m
, " CNTR: %08x\n", error
->plane
[i
].control
);
15494 err_printf(m
, " STRIDE: %08x\n", error
->plane
[i
].stride
);
15495 if (INTEL_INFO(dev
)->gen
<= 3) {
15496 err_printf(m
, " SIZE: %08x\n", error
->plane
[i
].size
);
15497 err_printf(m
, " POS: %08x\n", error
->plane
[i
].pos
);
15499 if (INTEL_INFO(dev
)->gen
<= 7 && !IS_HASWELL(dev
))
15500 err_printf(m
, " ADDR: %08x\n", error
->plane
[i
].addr
);
15501 if (INTEL_INFO(dev
)->gen
>= 4) {
15502 err_printf(m
, " SURF: %08x\n", error
->plane
[i
].surface
);
15503 err_printf(m
, " TILEOFF: %08x\n", error
->plane
[i
].tile_offset
);
15506 err_printf(m
, "Cursor [%d]:\n", i
);
15507 err_printf(m
, " CNTR: %08x\n", error
->cursor
[i
].control
);
15508 err_printf(m
, " POS: %08x\n", error
->cursor
[i
].position
);
15509 err_printf(m
, " BASE: %08x\n", error
->cursor
[i
].base
);
15512 for (i
= 0; i
< error
->num_transcoders
; i
++) {
15513 err_printf(m
, "CPU transcoder: %c\n",
15514 transcoder_name(error
->transcoder
[i
].cpu_transcoder
));
15515 err_printf(m
, " Power: %s\n",
15516 error
->transcoder
[i
].power_domain_on
? "on" : "off");
15517 err_printf(m
, " CONF: %08x\n", error
->transcoder
[i
].conf
);
15518 err_printf(m
, " HTOTAL: %08x\n", error
->transcoder
[i
].htotal
);
15519 err_printf(m
, " HBLANK: %08x\n", error
->transcoder
[i
].hblank
);
15520 err_printf(m
, " HSYNC: %08x\n", error
->transcoder
[i
].hsync
);
15521 err_printf(m
, " VTOTAL: %08x\n", error
->transcoder
[i
].vtotal
);
15522 err_printf(m
, " VBLANK: %08x\n", error
->transcoder
[i
].vblank
);
15523 err_printf(m
, " VSYNC: %08x\n", error
->transcoder
[i
].vsync
);
15527 void intel_modeset_preclose(struct drm_device
*dev
, struct drm_file
*file
)
15529 struct intel_crtc
*crtc
;
15531 for_each_intel_crtc(dev
, crtc
) {
15532 struct intel_unpin_work
*work
;
15534 spin_lock_irq(&dev
->event_lock
);
15536 work
= crtc
->unpin_work
;
15538 if (work
&& work
->event
&&
15539 work
->event
->base
.file_priv
== file
) {
15540 kfree(work
->event
);
15541 work
->event
= NULL
;
15544 spin_unlock_irq(&dev
->event_lock
);