projects / deliverable / linux.git / blob
? search:


e26df678340676eef2610097b2ed3a268920ff93
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_display.c
1 /*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
27 #include <linux/dmi.h>
28 #include <linux/module.h>
29 #include <linux/input.h>
30 #include <linux/i2c.h>
31 #include <linux/kernel.h>
32 #include <linux/slab.h>
33 #include <linux/vgaarb.h>
34 #include <drm/drm_edid.h>
35 #include <drm/drmP.h>
36 #include "intel_drv.h"
37 #include <drm/i915_drm.h>
38 #include "i915_drv.h"
39 #include "i915_trace.h"
40 #include <drm/drm_dp_helper.h>
41 #include <drm/drm_crtc_helper.h>
42 #include <drm/drm_plane_helper.h>
43 #include <drm/drm_rect.h>
44 #include <linux/dma_remapping.h>
45
46 /* Primary plane formats supported by all gen */
47 #define COMMON_PRIMARY_FORMATS \
48 DRM_FORMAT_C8, \
49 DRM_FORMAT_RGB565, \
50 DRM_FORMAT_XRGB8888, \
51 DRM_FORMAT_ARGB8888
52
53 /* Primary plane formats for gen <= 3 */
54 static const uint32_t intel_primary_formats_gen2[] = {
55 COMMON_PRIMARY_FORMATS,
56 DRM_FORMAT_XRGB1555,
57 DRM_FORMAT_ARGB1555,
58 };
59
60 /* Primary plane formats for gen >= 4 */
61 static const uint32_t intel_primary_formats_gen4[] = {
62 COMMON_PRIMARY_FORMATS, \
63 DRM_FORMAT_XBGR8888,
64 DRM_FORMAT_ABGR8888,
65 DRM_FORMAT_XRGB2101010,
66 DRM_FORMAT_ARGB2101010,
67 DRM_FORMAT_XBGR2101010,
68 DRM_FORMAT_ABGR2101010,
69 };
70
71 /* Cursor formats */
72 static const uint32_t intel_cursor_formats[] = {
73 DRM_FORMAT_ARGB8888,
74 };
75
76 #define DIV_ROUND_CLOSEST_ULL(ll, d) \
77 ({ unsigned long long _tmp = (ll)+(d)/2; do_div(_tmp, d); _tmp; })
78
79 static void intel_increase_pllclock(struct drm_device *dev,
80 enum pipe pipe);
81 static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
82
83 static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
84 struct intel_crtc_config *pipe_config);
85 static void ironlake_pch_clock_get(struct intel_crtc *crtc,
86 struct intel_crtc_config *pipe_config);
87
88 static int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode,
89 int x, int y, struct drm_framebuffer *old_fb);
90 static int intel_framebuffer_init(struct drm_device *dev,
91 struct intel_framebuffer *ifb,
92 struct drm_mode_fb_cmd2 *mode_cmd,
93 struct drm_i915_gem_object *obj);
94 static void intel_dp_set_m_n(struct intel_crtc *crtc);
95 static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc);
96 static void intel_set_pipe_timings(struct intel_crtc *intel_crtc);
97 static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
98 struct intel_link_m_n *m_n);
99 static void ironlake_set_pipeconf(struct drm_crtc *crtc);
100 static void haswell_set_pipeconf(struct drm_crtc *crtc);
101 static void intel_set_pipe_csc(struct drm_crtc *crtc);
102 static void vlv_prepare_pll(struct intel_crtc *crtc);
103
104 typedef struct {
105 int min, max;
106 } intel_range_t;
107
108 typedef struct {
109 int dot_limit;
110 int p2_slow, p2_fast;
111 } intel_p2_t;
112
113 typedef struct intel_limit intel_limit_t;
114 struct intel_limit {
115 intel_range_t dot, vco, n, m, m1, m2, p, p1;
116 intel_p2_t p2;
117 };
118
119 int
120 intel_pch_rawclk(struct drm_device *dev)
121 {
122 struct drm_i915_private *dev_priv = dev->dev_private;
123
124 WARN_ON(!HAS_PCH_SPLIT(dev));
125
126 return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK;
127 }
128
129 static inline u32 /* units of 100MHz */
130 intel_fdi_link_freq(struct drm_device *dev)
131 {
132 if (IS_GEN5(dev)) {
133 struct drm_i915_private *dev_priv = dev->dev_private;
134 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
135 } else
136 return 27;
137 }
138
139 static const intel_limit_t intel_limits_i8xx_dac = {
140 .dot = { .min = 25000, .max = 350000 },
141 .vco = { .min = 908000, .max = 1512000 },
142 .n = { .min = 2, .max = 16 },
143 .m = { .min = 96, .max = 140 },
144 .m1 = { .min = 18, .max = 26 },
145 .m2 = { .min = 6, .max = 16 },
146 .p = { .min = 4, .max = 128 },
147 .p1 = { .min = 2, .max = 33 },
148 .p2 = { .dot_limit = 165000,
149 .p2_slow = 4, .p2_fast = 2 },
150 };
151
152 static const intel_limit_t intel_limits_i8xx_dvo = {
153 .dot = { .min = 25000, .max = 350000 },
154 .vco = { .min = 908000, .max = 1512000 },
155 .n = { .min = 2, .max = 16 },
156 .m = { .min = 96, .max = 140 },
157 .m1 = { .min = 18, .max = 26 },
158 .m2 = { .min = 6, .max = 16 },
159 .p = { .min = 4, .max = 128 },
160 .p1 = { .min = 2, .max = 33 },
161 .p2 = { .dot_limit = 165000,
162 .p2_slow = 4, .p2_fast = 4 },
163 };
164
165 static const intel_limit_t intel_limits_i8xx_lvds = {
166 .dot = { .min = 25000, .max = 350000 },
167 .vco = { .min = 908000, .max = 1512000 },
168 .n = { .min = 2, .max = 16 },
169 .m = { .min = 96, .max = 140 },
170 .m1 = { .min = 18, .max = 26 },
171 .m2 = { .min = 6, .max = 16 },
172 .p = { .min = 4, .max = 128 },
173 .p1 = { .min = 1, .max = 6 },
174 .p2 = { .dot_limit = 165000,
175 .p2_slow = 14, .p2_fast = 7 },
176 };
177
178 static const intel_limit_t intel_limits_i9xx_sdvo = {
179 .dot = { .min = 20000, .max = 400000 },
180 .vco = { .min = 1400000, .max = 2800000 },
181 .n = { .min = 1, .max = 6 },
182 .m = { .min = 70, .max = 120 },
183 .m1 = { .min = 8, .max = 18 },
184 .m2 = { .min = 3, .max = 7 },
185 .p = { .min = 5, .max = 80 },
186 .p1 = { .min = 1, .max = 8 },
187 .p2 = { .dot_limit = 200000,
188 .p2_slow = 10, .p2_fast = 5 },
189 };
190
191 static const intel_limit_t intel_limits_i9xx_lvds = {
192 .dot = { .min = 20000, .max = 400000 },
193 .vco = { .min = 1400000, .max = 2800000 },
194 .n = { .min = 1, .max = 6 },
195 .m = { .min = 70, .max = 120 },
196 .m1 = { .min = 8, .max = 18 },
197 .m2 = { .min = 3, .max = 7 },
198 .p = { .min = 7, .max = 98 },
199 .p1 = { .min = 1, .max = 8 },
200 .p2 = { .dot_limit = 112000,
201 .p2_slow = 14, .p2_fast = 7 },
202 };
203
204
205 static const intel_limit_t intel_limits_g4x_sdvo = {
206 .dot = { .min = 25000, .max = 270000 },
207 .vco = { .min = 1750000, .max = 3500000},
208 .n = { .min = 1, .max = 4 },
209 .m = { .min = 104, .max = 138 },
210 .m1 = { .min = 17, .max = 23 },
211 .m2 = { .min = 5, .max = 11 },
212 .p = { .min = 10, .max = 30 },
213 .p1 = { .min = 1, .max = 3},
214 .p2 = { .dot_limit = 270000,
215 .p2_slow = 10,
216 .p2_fast = 10
217 },
218 };
219
220 static const intel_limit_t intel_limits_g4x_hdmi = {
221 .dot = { .min = 22000, .max = 400000 },
222 .vco = { .min = 1750000, .max = 3500000},
223 .n = { .min = 1, .max = 4 },
224 .m = { .min = 104, .max = 138 },
225 .m1 = { .min = 16, .max = 23 },
226 .m2 = { .min = 5, .max = 11 },
227 .p = { .min = 5, .max = 80 },
228 .p1 = { .min = 1, .max = 8},
229 .p2 = { .dot_limit = 165000,
230 .p2_slow = 10, .p2_fast = 5 },
231 };
232
233 static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
234 .dot = { .min = 20000, .max = 115000 },
235 .vco = { .min = 1750000, .max = 3500000 },
236 .n = { .min = 1, .max = 3 },
237 .m = { .min = 104, .max = 138 },
238 .m1 = { .min = 17, .max = 23 },
239 .m2 = { .min = 5, .max = 11 },
240 .p = { .min = 28, .max = 112 },
241 .p1 = { .min = 2, .max = 8 },
242 .p2 = { .dot_limit = 0,
243 .p2_slow = 14, .p2_fast = 14
244 },
245 };
246
247 static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
248 .dot = { .min = 80000, .max = 224000 },
249 .vco = { .min = 1750000, .max = 3500000 },
250 .n = { .min = 1, .max = 3 },
251 .m = { .min = 104, .max = 138 },
252 .m1 = { .min = 17, .max = 23 },
253 .m2 = { .min = 5, .max = 11 },
254 .p = { .min = 14, .max = 42 },
255 .p1 = { .min = 2, .max = 6 },
256 .p2 = { .dot_limit = 0,
257 .p2_slow = 7, .p2_fast = 7
258 },
259 };
260
261 static const intel_limit_t intel_limits_pineview_sdvo = {
262 .dot = { .min = 20000, .max = 400000},
263 .vco = { .min = 1700000, .max = 3500000 },
264 /* Pineview's Ncounter is a ring counter */
265 .n = { .min = 3, .max = 6 },
266 .m = { .min = 2, .max = 256 },
267 /* Pineview only has one combined m divider, which we treat as m2. */
268 .m1 = { .min = 0, .max = 0 },
269 .m2 = { .min = 0, .max = 254 },
270 .p = { .min = 5, .max = 80 },
271 .p1 = { .min = 1, .max = 8 },
272 .p2 = { .dot_limit = 200000,
273 .p2_slow = 10, .p2_fast = 5 },
274 };
275
276 static const intel_limit_t intel_limits_pineview_lvds = {
277 .dot = { .min = 20000, .max = 400000 },
278 .vco = { .min = 1700000, .max = 3500000 },
279 .n = { .min = 3, .max = 6 },
280 .m = { .min = 2, .max = 256 },
281 .m1 = { .min = 0, .max = 0 },
282 .m2 = { .min = 0, .max = 254 },
283 .p = { .min = 7, .max = 112 },
284 .p1 = { .min = 1, .max = 8 },
285 .p2 = { .dot_limit = 112000,
286 .p2_slow = 14, .p2_fast = 14 },
287 };
288
289 /* Ironlake / Sandybridge
290 *
291 * We calculate clock using (register_value + 2) for N/M1/M2, so here
292 * the range value for them is (actual_value - 2).
293 */
294 static const intel_limit_t intel_limits_ironlake_dac = {
295 .dot = { .min = 25000, .max = 350000 },
296 .vco = { .min = 1760000, .max = 3510000 },
297 .n = { .min = 1, .max = 5 },
298 .m = { .min = 79, .max = 127 },
299 .m1 = { .min = 12, .max = 22 },
300 .m2 = { .min = 5, .max = 9 },
301 .p = { .min = 5, .max = 80 },
302 .p1 = { .min = 1, .max = 8 },
303 .p2 = { .dot_limit = 225000,
304 .p2_slow = 10, .p2_fast = 5 },
305 };
306
307 static const intel_limit_t intel_limits_ironlake_single_lvds = {
308 .dot = { .min = 25000, .max = 350000 },
309 .vco = { .min = 1760000, .max = 3510000 },
310 .n = { .min = 1, .max = 3 },
311 .m = { .min = 79, .max = 118 },
312 .m1 = { .min = 12, .max = 22 },
313 .m2 = { .min = 5, .max = 9 },
314 .p = { .min = 28, .max = 112 },
315 .p1 = { .min = 2, .max = 8 },
316 .p2 = { .dot_limit = 225000,
317 .p2_slow = 14, .p2_fast = 14 },
318 };
319
320 static const intel_limit_t intel_limits_ironlake_dual_lvds = {
321 .dot = { .min = 25000, .max = 350000 },
322 .vco = { .min = 1760000, .max = 3510000 },
323 .n = { .min = 1, .max = 3 },
324 .m = { .min = 79, .max = 127 },
325 .m1 = { .min = 12, .max = 22 },
326 .m2 = { .min = 5, .max = 9 },
327 .p = { .min = 14, .max = 56 },
328 .p1 = { .min = 2, .max = 8 },
329 .p2 = { .dot_limit = 225000,
330 .p2_slow = 7, .p2_fast = 7 },
331 };
332
333 /* LVDS 100mhz refclk limits. */
334 static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
335 .dot = { .min = 25000, .max = 350000 },
336 .vco = { .min = 1760000, .max = 3510000 },
337 .n = { .min = 1, .max = 2 },
338 .m = { .min = 79, .max = 126 },
339 .m1 = { .min = 12, .max = 22 },
340 .m2 = { .min = 5, .max = 9 },
341 .p = { .min = 28, .max = 112 },
342 .p1 = { .min = 2, .max = 8 },
343 .p2 = { .dot_limit = 225000,
344 .p2_slow = 14, .p2_fast = 14 },
345 };
346
347 static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
348 .dot = { .min = 25000, .max = 350000 },
349 .vco = { .min = 1760000, .max = 3510000 },
350 .n = { .min = 1, .max = 3 },
351 .m = { .min = 79, .max = 126 },
352 .m1 = { .min = 12, .max = 22 },
353 .m2 = { .min = 5, .max = 9 },
354 .p = { .min = 14, .max = 42 },
355 .p1 = { .min = 2, .max = 6 },
356 .p2 = { .dot_limit = 225000,
357 .p2_slow = 7, .p2_fast = 7 },
358 };
359
360 static const intel_limit_t intel_limits_vlv = {
361 /*
362 * These are the data rate limits (measured in fast clocks)
363 * since those are the strictest limits we have. The fast
364 * clock and actual rate limits are more relaxed, so checking
365 * them would make no difference.
366 */
367 .dot = { .min = 25000 * 5, .max = 270000 * 5 },
368 .vco = { .min = 4000000, .max = 6000000 },
369 .n = { .min = 1, .max = 7 },
370 .m1 = { .min = 2, .max = 3 },
371 .m2 = { .min = 11, .max = 156 },
372 .p1 = { .min = 2, .max = 3 },
373 .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */
374 };
375
376 static const intel_limit_t intel_limits_chv = {
377 /*
378 * These are the data rate limits (measured in fast clocks)
379 * since those are the strictest limits we have. The fast
380 * clock and actual rate limits are more relaxed, so checking
381 * them would make no difference.
382 */
383 .dot = { .min = 25000 * 5, .max = 540000 * 5},
384 .vco = { .min = 4860000, .max = 6700000 },
385 .n = { .min = 1, .max = 1 },
386 .m1 = { .min = 2, .max = 2 },
387 .m2 = { .min = 24 << 22, .max = 175 << 22 },
388 .p1 = { .min = 2, .max = 4 },
389 .p2 = { .p2_slow = 1, .p2_fast = 14 },
390 };
391
392 static void vlv_clock(int refclk, intel_clock_t *clock)
393 {
394 clock->m = clock->m1 * clock->m2;
395 clock->p = clock->p1 * clock->p2;
396 if (WARN_ON(clock->n == 0 || clock->p == 0))
397 return;
398 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n);
399 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
400 }
401
402 /**
403 * Returns whether any output on the specified pipe is of the specified type
404 */
405 static bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
406 {
407 struct drm_device *dev = crtc->dev;
408 struct intel_encoder *encoder;
409
410 for_each_encoder_on_crtc(dev, crtc, encoder)
411 if (encoder->type == type)
412 return true;
413
414 return false;
415 }
416
417 static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
418 int refclk)
419 {
420 struct drm_device *dev = crtc->dev;
421 const intel_limit_t *limit;
422
423 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
424 if (intel_is_dual_link_lvds(dev)) {
425 if (refclk == 100000)
426 limit = &intel_limits_ironlake_dual_lvds_100m;
427 else
428 limit = &intel_limits_ironlake_dual_lvds;
429 } else {
430 if (refclk == 100000)
431 limit = &intel_limits_ironlake_single_lvds_100m;
432 else
433 limit = &intel_limits_ironlake_single_lvds;
434 }
435 } else
436 limit = &intel_limits_ironlake_dac;
437
438 return limit;
439 }
440
441 static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
442 {
443 struct drm_device *dev = crtc->dev;
444 const intel_limit_t *limit;
445
446 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
447 if (intel_is_dual_link_lvds(dev))
448 limit = &intel_limits_g4x_dual_channel_lvds;
449 else
450 limit = &intel_limits_g4x_single_channel_lvds;
451 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
452 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
453 limit = &intel_limits_g4x_hdmi;
454 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
455 limit = &intel_limits_g4x_sdvo;
456 } else /* The option is for other outputs */
457 limit = &intel_limits_i9xx_sdvo;
458
459 return limit;
460 }
461
462 static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
463 {
464 struct drm_device *dev = crtc->dev;
465 const intel_limit_t *limit;
466
467 if (HAS_PCH_SPLIT(dev))
468 limit = intel_ironlake_limit(crtc, refclk);
469 else if (IS_G4X(dev)) {
470 limit = intel_g4x_limit(crtc);
471 } else if (IS_PINEVIEW(dev)) {
472 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
473 limit = &intel_limits_pineview_lvds;
474 else
475 limit = &intel_limits_pineview_sdvo;
476 } else if (IS_CHERRYVIEW(dev)) {
477 limit = &intel_limits_chv;
478 } else if (IS_VALLEYVIEW(dev)) {
479 limit = &intel_limits_vlv;
480 } else if (!IS_GEN2(dev)) {
481 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
482 limit = &intel_limits_i9xx_lvds;
483 else
484 limit = &intel_limits_i9xx_sdvo;
485 } else {
486 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
487 limit = &intel_limits_i8xx_lvds;
488 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO))
489 limit = &intel_limits_i8xx_dvo;
490 else
491 limit = &intel_limits_i8xx_dac;
492 }
493 return limit;
494 }
495
496 /* m1 is reserved as 0 in Pineview, n is a ring counter */
497 static void pineview_clock(int refclk, intel_clock_t *clock)
498 {
499 clock->m = clock->m2 + 2;
500 clock->p = clock->p1 * clock->p2;
501 if (WARN_ON(clock->n == 0 || clock->p == 0))
502 return;
503 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n);
504 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
505 }
506
507 static uint32_t i9xx_dpll_compute_m(struct dpll *dpll)
508 {
509 return 5 * (dpll->m1 + 2) + (dpll->m2 + 2);
510 }
511
512 static void i9xx_clock(int refclk, intel_clock_t *clock)
513 {
514 clock->m = i9xx_dpll_compute_m(clock);
515 clock->p = clock->p1 * clock->p2;
516 if (WARN_ON(clock->n + 2 == 0 || clock->p == 0))
517 return;
518 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2);
519 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
520 }
521
522 static void chv_clock(int refclk, intel_clock_t *clock)
523 {
524 clock->m = clock->m1 * clock->m2;
525 clock->p = clock->p1 * clock->p2;
526 if (WARN_ON(clock->n == 0 || clock->p == 0))
527 return;
528 clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m,
529 clock->n << 22);
530 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
531 }
532
533 #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
534 /**
535 * Returns whether the given set of divisors are valid for a given refclk with
536 * the given connectors.
537 */
538
539 static bool intel_PLL_is_valid(struct drm_device *dev,
540 const intel_limit_t *limit,
541 const intel_clock_t *clock)
542 {
543 if (clock->n < limit->n.min || limit->n.max < clock->n)
544 INTELPllInvalid("n out of range\n");
545 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
546 INTELPllInvalid("p1 out of range\n");
547 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
548 INTELPllInvalid("m2 out of range\n");
549 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
550 INTELPllInvalid("m1 out of range\n");
551
552 if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev))
553 if (clock->m1 <= clock->m2)
554 INTELPllInvalid("m1 <= m2\n");
555
556 if (!IS_VALLEYVIEW(dev)) {
557 if (clock->p < limit->p.min || limit->p.max < clock->p)
558 INTELPllInvalid("p out of range\n");
559 if (clock->m < limit->m.min || limit->m.max < clock->m)
560 INTELPllInvalid("m out of range\n");
561 }
562
563 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
564 INTELPllInvalid("vco out of range\n");
565 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
566 * connector, etc., rather than just a single range.
567 */
568 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
569 INTELPllInvalid("dot out of range\n");
570
571 return true;
572 }
573
574 static bool
575 i9xx_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
576 int target, int refclk, intel_clock_t *match_clock,
577 intel_clock_t *best_clock)
578 {
579 struct drm_device *dev = crtc->dev;
580 intel_clock_t clock;
581 int err = target;
582
583 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
584 /*
585 * For LVDS just rely on its current settings for dual-channel.
586 * We haven't figured out how to reliably set up different
587 * single/dual channel state, if we even can.
588 */
589 if (intel_is_dual_link_lvds(dev))
590 clock.p2 = limit->p2.p2_fast;
591 else
592 clock.p2 = limit->p2.p2_slow;
593 } else {
594 if (target < limit->p2.dot_limit)
595 clock.p2 = limit->p2.p2_slow;
596 else
597 clock.p2 = limit->p2.p2_fast;
598 }
599
600 memset(best_clock, 0, sizeof(*best_clock));
601
602 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
603 clock.m1++) {
604 for (clock.m2 = limit->m2.min;
605 clock.m2 <= limit->m2.max; clock.m2++) {
606 if (clock.m2 >= clock.m1)
607 break;
608 for (clock.n = limit->n.min;
609 clock.n <= limit->n.max; clock.n++) {
610 for (clock.p1 = limit->p1.min;
611 clock.p1 <= limit->p1.max; clock.p1++) {
612 int this_err;
613
614 i9xx_clock(refclk, &clock);
615 if (!intel_PLL_is_valid(dev, limit,
616 &clock))
617 continue;
618 if (match_clock &&
619 clock.p != match_clock->p)
620 continue;
621
622 this_err = abs(clock.dot - target);
623 if (this_err < err) {
624 *best_clock = clock;
625 err = this_err;
626 }
627 }
628 }
629 }
630 }
631
632 return (err != target);
633 }
634
635 static bool
636 pnv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
637 int target, int refclk, intel_clock_t *match_clock,
638 intel_clock_t *best_clock)
639 {
640 struct drm_device *dev = crtc->dev;
641 intel_clock_t clock;
642 int err = target;
643
644 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
645 /*
646 * For LVDS just rely on its current settings for dual-channel.
647 * We haven't figured out how to reliably set up different
648 * single/dual channel state, if we even can.
649 */
650 if (intel_is_dual_link_lvds(dev))
651 clock.p2 = limit->p2.p2_fast;
652 else
653 clock.p2 = limit->p2.p2_slow;
654 } else {
655 if (target < limit->p2.dot_limit)
656 clock.p2 = limit->p2.p2_slow;
657 else
658 clock.p2 = limit->p2.p2_fast;
659 }
660
661 memset(best_clock, 0, sizeof(*best_clock));
662
663 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
664 clock.m1++) {
665 for (clock.m2 = limit->m2.min;
666 clock.m2 <= limit->m2.max; clock.m2++) {
667 for (clock.n = limit->n.min;
668 clock.n <= limit->n.max; clock.n++) {
669 for (clock.p1 = limit->p1.min;
670 clock.p1 <= limit->p1.max; clock.p1++) {
671 int this_err;
672
673 pineview_clock(refclk, &clock);
674 if (!intel_PLL_is_valid(dev, limit,
675 &clock))
676 continue;
677 if (match_clock &&
678 clock.p != match_clock->p)
679 continue;
680
681 this_err = abs(clock.dot - target);
682 if (this_err < err) {
683 *best_clock = clock;
684 err = this_err;
685 }
686 }
687 }
688 }
689 }
690
691 return (err != target);
692 }
693
694 static bool
695 g4x_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
696 int target, int refclk, intel_clock_t *match_clock,
697 intel_clock_t *best_clock)
698 {
699 struct drm_device *dev = crtc->dev;
700 intel_clock_t clock;
701 int max_n;
702 bool found;
703 /* approximately equals target * 0.00585 */
704 int err_most = (target >> 8) + (target >> 9);
705 found = false;
706
707 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
708 if (intel_is_dual_link_lvds(dev))
709 clock.p2 = limit->p2.p2_fast;
710 else
711 clock.p2 = limit->p2.p2_slow;
712 } else {
713 if (target < limit->p2.dot_limit)
714 clock.p2 = limit->p2.p2_slow;
715 else
716 clock.p2 = limit->p2.p2_fast;
717 }
718
719 memset(best_clock, 0, sizeof(*best_clock));
720 max_n = limit->n.max;
721 /* based on hardware requirement, prefer smaller n to precision */
722 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
723 /* based on hardware requirement, prefere larger m1,m2 */
724 for (clock.m1 = limit->m1.max;
725 clock.m1 >= limit->m1.min; clock.m1--) {
726 for (clock.m2 = limit->m2.max;
727 clock.m2 >= limit->m2.min; clock.m2--) {
728 for (clock.p1 = limit->p1.max;
729 clock.p1 >= limit->p1.min; clock.p1--) {
730 int this_err;
731
732 i9xx_clock(refclk, &clock);
733 if (!intel_PLL_is_valid(dev, limit,
734 &clock))
735 continue;
736
737 this_err = abs(clock.dot - target);
738 if (this_err < err_most) {
739 *best_clock = clock;
740 err_most = this_err;
741 max_n = clock.n;
742 found = true;
743 }
744 }
745 }
746 }
747 }
748 return found;
749 }
750
751 static bool
752 vlv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
753 int target, int refclk, intel_clock_t *match_clock,
754 intel_clock_t *best_clock)
755 {
756 struct drm_device *dev = crtc->dev;
757 intel_clock_t clock;
758 unsigned int bestppm = 1000000;
759 /* min update 19.2 MHz */
760 int max_n = min(limit->n.max, refclk / 19200);
761 bool found = false;
762
763 target *= 5; /* fast clock */
764
765 memset(best_clock, 0, sizeof(*best_clock));
766
767 /* based on hardware requirement, prefer smaller n to precision */
768 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
769 for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) {
770 for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow;
771 clock.p2 -= clock.p2 > 10 ? 2 : 1) {
772 clock.p = clock.p1 * clock.p2;
773 /* based on hardware requirement, prefer bigger m1,m2 values */
774 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) {
775 unsigned int ppm, diff;
776
777 clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n,
778 refclk * clock.m1);
779
780 vlv_clock(refclk, &clock);
781
782 if (!intel_PLL_is_valid(dev, limit,
783 &clock))
784 continue;
785
786 diff = abs(clock.dot - target);
787 ppm = div_u64(1000000ULL * diff, target);
788
789 if (ppm < 100 && clock.p > best_clock->p) {
790 bestppm = 0;
791 *best_clock = clock;
792 found = true;
793 }
794
795 if (bestppm >= 10 && ppm < bestppm - 10) {
796 bestppm = ppm;
797 *best_clock = clock;
798 found = true;
799 }
800 }
801 }
802 }
803 }
804
805 return found;
806 }
807
808 static bool
809 chv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
810 int target, int refclk, intel_clock_t *match_clock,
811 intel_clock_t *best_clock)
812 {
813 struct drm_device *dev = crtc->dev;
814 intel_clock_t clock;
815 uint64_t m2;
816 int found = false;
817
818 memset(best_clock, 0, sizeof(*best_clock));
819
820 /*
821 * Based on hardware doc, the n always set to 1, and m1 always
822 * set to 2. If requires to support 200Mhz refclk, we need to
823 * revisit this because n may not 1 anymore.
824 */
825 clock.n = 1, clock.m1 = 2;
826 target *= 5; /* fast clock */
827
828 for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) {
829 for (clock.p2 = limit->p2.p2_fast;
830 clock.p2 >= limit->p2.p2_slow;
831 clock.p2 -= clock.p2 > 10 ? 2 : 1) {
832
833 clock.p = clock.p1 * clock.p2;
834
835 m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p *
836 clock.n) << 22, refclk * clock.m1);
837
838 if (m2 > INT_MAX/clock.m1)
839 continue;
840
841 clock.m2 = m2;
842
843 chv_clock(refclk, &clock);
844
845 if (!intel_PLL_is_valid(dev, limit, &clock))
846 continue;
847
848 /* based on hardware requirement, prefer bigger p
849 */
850 if (clock.p > best_clock->p) {
851 *best_clock = clock;
852 found = true;
853 }
854 }
855 }
856
857 return found;
858 }
859
860 bool intel_crtc_active(struct drm_crtc *crtc)
861 {
862 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
863
864 /* Be paranoid as we can arrive here with only partial
865 * state retrieved from the hardware during setup.
866 *
867 * We can ditch the adjusted_mode.crtc_clock check as soon
868 * as Haswell has gained clock readout/fastboot support.
869 *
870 * We can ditch the crtc->primary->fb check as soon as we can
871 * properly reconstruct framebuffers.
872 */
873 return intel_crtc->active && crtc->primary->fb &&
874 intel_crtc->config.adjusted_mode.crtc_clock;
875 }
876
877 enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
878 enum pipe pipe)
879 {
880 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
881 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
882
883 return intel_crtc->config.cpu_transcoder;
884 }
885
886 static void g4x_wait_for_vblank(struct drm_device *dev, int pipe)
887 {
888 struct drm_i915_private *dev_priv = dev->dev_private;
889 u32 frame, frame_reg = PIPE_FRMCOUNT_GM45(pipe);
890
891 frame = I915_READ(frame_reg);
892
893 if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50))
894 WARN(1, "vblank wait timed out\n");
895 }
896
897 /**
898 * intel_wait_for_vblank - wait for vblank on a given pipe
899 * @dev: drm device
900 * @pipe: pipe to wait for
901 *
902 * Wait for vblank to occur on a given pipe. Needed for various bits of
903 * mode setting code.
904 */
905 void intel_wait_for_vblank(struct drm_device *dev, int pipe)
906 {
907 struct drm_i915_private *dev_priv = dev->dev_private;
908 int pipestat_reg = PIPESTAT(pipe);
909
910 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) {
911 g4x_wait_for_vblank(dev, pipe);
912 return;
913 }
914
915 /* Clear existing vblank status. Note this will clear any other
916 * sticky status fields as well.
917 *
918 * This races with i915_driver_irq_handler() with the result
919 * that either function could miss a vblank event. Here it is not
920 * fatal, as we will either wait upon the next vblank interrupt or
921 * timeout. Generally speaking intel_wait_for_vblank() is only
922 * called during modeset at which time the GPU should be idle and
923 * should *not* be performing page flips and thus not waiting on
924 * vblanks...
925 * Currently, the result of us stealing a vblank from the irq
926 * handler is that a single frame will be skipped during swapbuffers.
927 */
928 I915_WRITE(pipestat_reg,
929 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
930
931 /* Wait for vblank interrupt bit to set */
932 if (wait_for(I915_READ(pipestat_reg) &
933 PIPE_VBLANK_INTERRUPT_STATUS,
934 50))
935 DRM_DEBUG_KMS("vblank wait timed out\n");
936 }
937
938 static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe)
939 {
940 struct drm_i915_private *dev_priv = dev->dev_private;
941 u32 reg = PIPEDSL(pipe);
942 u32 line1, line2;
943 u32 line_mask;
944
945 if (IS_GEN2(dev))
946 line_mask = DSL_LINEMASK_GEN2;
947 else
948 line_mask = DSL_LINEMASK_GEN3;
949
950 line1 = I915_READ(reg) & line_mask;
951 mdelay(5);
952 line2 = I915_READ(reg) & line_mask;
953
954 return line1 == line2;
955 }
956
957 /*
958 * intel_wait_for_pipe_off - wait for pipe to turn off
959 * @dev: drm device
960 * @pipe: pipe to wait for
961 *
962 * After disabling a pipe, we can't wait for vblank in the usual way,
963 * spinning on the vblank interrupt status bit, since we won't actually
964 * see an interrupt when the pipe is disabled.
965 *
966 * On Gen4 and above:
967 * wait for the pipe register state bit to turn off
968 *
969 * Otherwise:
970 * wait for the display line value to settle (it usually
971 * ends up stopping at the start of the next frame).
972 *
973 */
974 void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
975 {
976 struct drm_i915_private *dev_priv = dev->dev_private;
977 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
978 pipe);
979
980 if (INTEL_INFO(dev)->gen >= 4) {
981 int reg = PIPECONF(cpu_transcoder);
982
983 /* Wait for the Pipe State to go off */
984 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
985 100))
986 WARN(1, "pipe_off wait timed out\n");
987 } else {
988 /* Wait for the display line to settle */
989 if (wait_for(pipe_dsl_stopped(dev, pipe), 100))
990 WARN(1, "pipe_off wait timed out\n");
991 }
992 }
993
994 /*
995 * ibx_digital_port_connected - is the specified port connected?
996 * @dev_priv: i915 private structure
997 * @port: the port to test
998 *
999 * Returns true if @port is connected, false otherwise.
1000 */
1001 bool ibx_digital_port_connected(struct drm_i915_private *dev_priv,
1002 struct intel_digital_port *port)
1003 {
1004 u32 bit;
1005
1006 if (HAS_PCH_IBX(dev_priv->dev)) {
1007 switch (port->port) {
1008 case PORT_B:
1009 bit = SDE_PORTB_HOTPLUG;
1010 break;
1011 case PORT_C:
1012 bit = SDE_PORTC_HOTPLUG;
1013 break;
1014 case PORT_D:
1015 bit = SDE_PORTD_HOTPLUG;
1016 break;
1017 default:
1018 return true;
1019 }
1020 } else {
1021 switch (port->port) {
1022 case PORT_B:
1023 bit = SDE_PORTB_HOTPLUG_CPT;
1024 break;
1025 case PORT_C:
1026 bit = SDE_PORTC_HOTPLUG_CPT;
1027 break;
1028 case PORT_D:
1029 bit = SDE_PORTD_HOTPLUG_CPT;
1030 break;
1031 default:
1032 return true;
1033 }
1034 }
1035
1036 return I915_READ(SDEISR) & bit;
1037 }
1038
1039 static const char *state_string(bool enabled)
1040 {
1041 return enabled ? "on" : "off";
1042 }
1043
1044 /* Only for pre-ILK configs */
1045 void assert_pll(struct drm_i915_private *dev_priv,
1046 enum pipe pipe, bool state)
1047 {
1048 int reg;
1049 u32 val;
1050 bool cur_state;
1051
1052 reg = DPLL(pipe);
1053 val = I915_READ(reg);
1054 cur_state = !!(val & DPLL_VCO_ENABLE);
1055 WARN(cur_state != state,
1056 "PLL state assertion failure (expected %s, current %s)\n",
1057 state_string(state), state_string(cur_state));
1058 }
1059
1060 /* XXX: the dsi pll is shared between MIPI DSI ports */
1061 static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state)
1062 {
1063 u32 val;
1064 bool cur_state;
1065
1066 mutex_lock(&dev_priv->dpio_lock);
1067 val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);
1068 mutex_unlock(&dev_priv->dpio_lock);
1069
1070 cur_state = val & DSI_PLL_VCO_EN;
1071 WARN(cur_state != state,
1072 "DSI PLL state assertion failure (expected %s, current %s)\n",
1073 state_string(state), state_string(cur_state));
1074 }
1075 #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true)
1076 #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false)
1077
1078 struct intel_shared_dpll *
1079 intel_crtc_to_shared_dpll(struct intel_crtc *crtc)
1080 {
1081 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
1082
1083 if (crtc->config.shared_dpll < 0)
1084 return NULL;
1085
1086 return &dev_priv->shared_dplls[crtc->config.shared_dpll];
1087 }
1088
1089 /* For ILK+ */
1090 void assert_shared_dpll(struct drm_i915_private *dev_priv,
1091 struct intel_shared_dpll *pll,
1092 bool state)
1093 {
1094 bool cur_state;
1095 struct intel_dpll_hw_state hw_state;
1096
1097 if (HAS_PCH_LPT(dev_priv->dev)) {
1098 DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n");
1099 return;
1100 }
1101
1102 if (WARN (!pll,
1103 "asserting DPLL %s with no DPLL\n", state_string(state)))
1104 return;
1105
1106 cur_state = pll->get_hw_state(dev_priv, pll, &hw_state);
1107 WARN(cur_state != state,
1108 "%s assertion failure (expected %s, current %s)\n",
1109 pll->name, state_string(state), state_string(cur_state));
1110 }
1111
1112 static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1113 enum pipe pipe, bool state)
1114 {
1115 int reg;
1116 u32 val;
1117 bool cur_state;
1118 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1119 pipe);
1120
1121 if (HAS_DDI(dev_priv->dev)) {
1122 /* DDI does not have a specific FDI_TX register */
1123 reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);
1124 val = I915_READ(reg);
1125 cur_state = !!(val & TRANS_DDI_FUNC_ENABLE);
1126 } else {
1127 reg = FDI_TX_CTL(pipe);
1128 val = I915_READ(reg);
1129 cur_state = !!(val & FDI_TX_ENABLE);
1130 }
1131 WARN(cur_state != state,
1132 "FDI TX state assertion failure (expected %s, current %s)\n",
1133 state_string(state), state_string(cur_state));
1134 }
1135 #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1136 #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1137
1138 static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1139 enum pipe pipe, bool state)
1140 {
1141 int reg;
1142 u32 val;
1143 bool cur_state;
1144
1145 reg = FDI_RX_CTL(pipe);
1146 val = I915_READ(reg);
1147 cur_state = !!(val & FDI_RX_ENABLE);
1148 WARN(cur_state != state,
1149 "FDI RX state assertion failure (expected %s, current %s)\n",
1150 state_string(state), state_string(cur_state));
1151 }
1152 #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1153 #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1154
1155 static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1156 enum pipe pipe)
1157 {
1158 int reg;
1159 u32 val;
1160
1161 /* ILK FDI PLL is always enabled */
1162 if (INTEL_INFO(dev_priv->dev)->gen == 5)
1163 return;
1164
1165 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
1166 if (HAS_DDI(dev_priv->dev))
1167 return;
1168
1169 reg = FDI_TX_CTL(pipe);
1170 val = I915_READ(reg);
1171 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1172 }
1173
1174 void assert_fdi_rx_pll(struct drm_i915_private *dev_priv,
1175 enum pipe pipe, bool state)
1176 {
1177 int reg;
1178 u32 val;
1179 bool cur_state;
1180
1181 reg = FDI_RX_CTL(pipe);
1182 val = I915_READ(reg);
1183 cur_state = !!(val & FDI_RX_PLL_ENABLE);
1184 WARN(cur_state != state,
1185 "FDI RX PLL assertion failure (expected %s, current %s)\n",
1186 state_string(state), state_string(cur_state));
1187 }
1188
1189 static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1190 enum pipe pipe)
1191 {
1192 int pp_reg, lvds_reg;
1193 u32 val;
1194 enum pipe panel_pipe = PIPE_A;
1195 bool locked = true;
1196
1197 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1198 pp_reg = PCH_PP_CONTROL;
1199 lvds_reg = PCH_LVDS;
1200 } else {
1201 pp_reg = PP_CONTROL;
1202 lvds_reg = LVDS;
1203 }
1204
1205 val = I915_READ(pp_reg);
1206 if (!(val & PANEL_POWER_ON) ||
1207 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
1208 locked = false;
1209
1210 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
1211 panel_pipe = PIPE_B;
1212
1213 WARN(panel_pipe == pipe && locked,
1214 "panel assertion failure, pipe %c regs locked\n",
1215 pipe_name(pipe));
1216 }
1217
1218 static void assert_cursor(struct drm_i915_private *dev_priv,
1219 enum pipe pipe, bool state)
1220 {
1221 struct drm_device *dev = dev_priv->dev;
1222 bool cur_state;
1223
1224 if (IS_845G(dev) || IS_I865G(dev))
1225 cur_state = I915_READ(_CURACNTR) & CURSOR_ENABLE;
1226 else
1227 cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE;
1228
1229 WARN(cur_state != state,
1230 "cursor on pipe %c assertion failure (expected %s, current %s)\n",
1231 pipe_name(pipe), state_string(state), state_string(cur_state));
1232 }
1233 #define assert_cursor_enabled(d, p) assert_cursor(d, p, true)
1234 #define assert_cursor_disabled(d, p) assert_cursor(d, p, false)
1235
1236 void assert_pipe(struct drm_i915_private *dev_priv,
1237 enum pipe pipe, bool state)
1238 {
1239 int reg;
1240 u32 val;
1241 bool cur_state;
1242 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1243 pipe);
1244
1245 /* if we need the pipe A quirk it must be always on */
1246 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1247 state = true;
1248
1249 if (!intel_display_power_enabled(dev_priv,
1250 POWER_DOMAIN_TRANSCODER(cpu_transcoder))) {
1251 cur_state = false;
1252 } else {
1253 reg = PIPECONF(cpu_transcoder);
1254 val = I915_READ(reg);
1255 cur_state = !!(val & PIPECONF_ENABLE);
1256 }
1257
1258 WARN(cur_state != state,
1259 "pipe %c assertion failure (expected %s, current %s)\n",
1260 pipe_name(pipe), state_string(state), state_string(cur_state));
1261 }
1262
1263 static void assert_plane(struct drm_i915_private *dev_priv,
1264 enum plane plane, bool state)
1265 {
1266 int reg;
1267 u32 val;
1268 bool cur_state;
1269
1270 reg = DSPCNTR(plane);
1271 val = I915_READ(reg);
1272 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1273 WARN(cur_state != state,
1274 "plane %c assertion failure (expected %s, current %s)\n",
1275 plane_name(plane), state_string(state), state_string(cur_state));
1276 }
1277
1278 #define assert_plane_enabled(d, p) assert_plane(d, p, true)
1279 #define assert_plane_disabled(d, p) assert_plane(d, p, false)
1280
1281 static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1282 enum pipe pipe)
1283 {
1284 struct drm_device *dev = dev_priv->dev;
1285 int reg, i;
1286 u32 val;
1287 int cur_pipe;
1288
1289 /* Primary planes are fixed to pipes on gen4+ */
1290 if (INTEL_INFO(dev)->gen >= 4) {
1291 reg = DSPCNTR(pipe);
1292 val = I915_READ(reg);
1293 WARN(val & DISPLAY_PLANE_ENABLE,
1294 "plane %c assertion failure, should be disabled but not\n",
1295 plane_name(pipe));
1296 return;
1297 }
1298
1299 /* Need to check both planes against the pipe */
1300 for_each_pipe(i) {
1301 reg = DSPCNTR(i);
1302 val = I915_READ(reg);
1303 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1304 DISPPLANE_SEL_PIPE_SHIFT;
1305 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
1306 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1307 plane_name(i), pipe_name(pipe));
1308 }
1309 }
1310
1311 static void assert_sprites_disabled(struct drm_i915_private *dev_priv,
1312 enum pipe pipe)
1313 {
1314 struct drm_device *dev = dev_priv->dev;
1315 int reg, sprite;
1316 u32 val;
1317
1318 if (IS_VALLEYVIEW(dev)) {
1319 for_each_sprite(pipe, sprite) {
1320 reg = SPCNTR(pipe, sprite);
1321 val = I915_READ(reg);
1322 WARN(val & SP_ENABLE,
1323 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1324 sprite_name(pipe, sprite), pipe_name(pipe));
1325 }
1326 } else if (INTEL_INFO(dev)->gen >= 7) {
1327 reg = SPRCTL(pipe);
1328 val = I915_READ(reg);
1329 WARN(val & SPRITE_ENABLE,
1330 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1331 plane_name(pipe), pipe_name(pipe));
1332 } else if (INTEL_INFO(dev)->gen >= 5) {
1333 reg = DVSCNTR(pipe);
1334 val = I915_READ(reg);
1335 WARN(val & DVS_ENABLE,
1336 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1337 plane_name(pipe), pipe_name(pipe));
1338 }
1339 }
1340
1341 static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
1342 {
1343 u32 val;
1344 bool enabled;
1345
1346 WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev)));
1347
1348 val = I915_READ(PCH_DREF_CONTROL);
1349 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1350 DREF_SUPERSPREAD_SOURCE_MASK));
1351 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1352 }
1353
1354 static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv,
1355 enum pipe pipe)
1356 {
1357 int reg;
1358 u32 val;
1359 bool enabled;
1360
1361 reg = PCH_TRANSCONF(pipe);
1362 val = I915_READ(reg);
1363 enabled = !!(val & TRANS_ENABLE);
1364 WARN(enabled,
1365 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1366 pipe_name(pipe));
1367 }
1368
1369 static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1370 enum pipe pipe, u32 port_sel, u32 val)
1371 {
1372 if ((val & DP_PORT_EN) == 0)
1373 return false;
1374
1375 if (HAS_PCH_CPT(dev_priv->dev)) {
1376 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1377 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1378 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1379 return false;
1380 } else if (IS_CHERRYVIEW(dev_priv->dev)) {
1381 if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe))
1382 return false;
1383 } else {
1384 if ((val & DP_PIPE_MASK) != (pipe << 30))
1385 return false;
1386 }
1387 return true;
1388 }
1389
1390 static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1391 enum pipe pipe, u32 val)
1392 {
1393 if ((val & SDVO_ENABLE) == 0)
1394 return false;
1395
1396 if (HAS_PCH_CPT(dev_priv->dev)) {
1397 if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe))
1398 return false;
1399 } else if (IS_CHERRYVIEW(dev_priv->dev)) {
1400 if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe))
1401 return false;
1402 } else {
1403 if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe))
1404 return false;
1405 }
1406 return true;
1407 }
1408
1409 static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1410 enum pipe pipe, u32 val)
1411 {
1412 if ((val & LVDS_PORT_EN) == 0)
1413 return false;
1414
1415 if (HAS_PCH_CPT(dev_priv->dev)) {
1416 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1417 return false;
1418 } else {
1419 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1420 return false;
1421 }
1422 return true;
1423 }
1424
1425 static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1426 enum pipe pipe, u32 val)
1427 {
1428 if ((val & ADPA_DAC_ENABLE) == 0)
1429 return false;
1430 if (HAS_PCH_CPT(dev_priv->dev)) {
1431 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1432 return false;
1433 } else {
1434 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1435 return false;
1436 }
1437 return true;
1438 }
1439
1440 static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
1441 enum pipe pipe, int reg, u32 port_sel)
1442 {
1443 u32 val = I915_READ(reg);
1444 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
1445 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
1446 reg, pipe_name(pipe));
1447
1448 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0
1449 && (val & DP_PIPEB_SELECT),
1450 "IBX PCH dp port still using transcoder B\n");
1451 }
1452
1453 static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1454 enum pipe pipe, int reg)
1455 {
1456 u32 val = I915_READ(reg);
1457 WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
1458 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
1459 reg, pipe_name(pipe));
1460
1461 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0
1462 && (val & SDVO_PIPE_B_SELECT),
1463 "IBX PCH hdmi port still using transcoder B\n");
1464 }
1465
1466 static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1467 enum pipe pipe)
1468 {
1469 int reg;
1470 u32 val;
1471
1472 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1473 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1474 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
1475
1476 reg = PCH_ADPA;
1477 val = I915_READ(reg);
1478 WARN(adpa_pipe_enabled(dev_priv, pipe, val),
1479 "PCH VGA enabled on transcoder %c, should be disabled\n",
1480 pipe_name(pipe));
1481
1482 reg = PCH_LVDS;
1483 val = I915_READ(reg);
1484 WARN(lvds_pipe_enabled(dev_priv, pipe, val),
1485 "PCH LVDS enabled on transcoder %c, should be disabled\n",
1486 pipe_name(pipe));
1487
1488 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB);
1489 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC);
1490 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID);
1491 }
1492
1493 static void intel_init_dpio(struct drm_device *dev)
1494 {
1495 struct drm_i915_private *dev_priv = dev->dev_private;
1496
1497 if (!IS_VALLEYVIEW(dev))
1498 return;
1499
1500 /*
1501 * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C),
1502 * CHV x1 PHY (DP/HDMI D)
1503 * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C)
1504 */
1505 if (IS_CHERRYVIEW(dev)) {
1506 DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2;
1507 DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO;
1508 } else {
1509 DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO;
1510 }
1511 }
1512
1513 static void intel_reset_dpio(struct drm_device *dev)
1514 {
1515 struct drm_i915_private *dev_priv = dev->dev_private;
1516
1517 if (IS_CHERRYVIEW(dev)) {
1518 enum dpio_phy phy;
1519 u32 val;
1520
1521 for (phy = DPIO_PHY0; phy < I915_NUM_PHYS_VLV; phy++) {
1522 /* Poll for phypwrgood signal */
1523 if (wait_for(I915_READ(DISPLAY_PHY_STATUS) &
1524 PHY_POWERGOOD(phy), 1))
1525 DRM_ERROR("Display PHY %d is not power up\n", phy);
1526
1527 /*
1528 * Deassert common lane reset for PHY.
1529 *
1530 * This should only be done on init and resume from S3
1531 * with both PLLs disabled, or we risk losing DPIO and
1532 * PLL synchronization.
1533 */
1534 val = I915_READ(DISPLAY_PHY_CONTROL);
1535 I915_WRITE(DISPLAY_PHY_CONTROL,
1536 PHY_COM_LANE_RESET_DEASSERT(phy, val));
1537 }
1538 }
1539 }
1540
1541 static void vlv_enable_pll(struct intel_crtc *crtc)
1542 {
1543 struct drm_device *dev = crtc->base.dev;
1544 struct drm_i915_private *dev_priv = dev->dev_private;
1545 int reg = DPLL(crtc->pipe);
1546 u32 dpll = crtc->config.dpll_hw_state.dpll;
1547
1548 assert_pipe_disabled(dev_priv, crtc->pipe);
1549
1550 /* No really, not for ILK+ */
1551 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev));
1552
1553 /* PLL is protected by panel, make sure we can write it */
1554 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
1555 assert_panel_unlocked(dev_priv, crtc->pipe);
1556
1557 I915_WRITE(reg, dpll);
1558 POSTING_READ(reg);
1559 udelay(150);
1560
1561 if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
1562 DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe);
1563
1564 I915_WRITE(DPLL_MD(crtc->pipe), crtc->config.dpll_hw_state.dpll_md);
1565 POSTING_READ(DPLL_MD(crtc->pipe));
1566
1567 /* We do this three times for luck */
1568 I915_WRITE(reg, dpll);
1569 POSTING_READ(reg);
1570 udelay(150); /* wait for warmup */
1571 I915_WRITE(reg, dpll);
1572 POSTING_READ(reg);
1573 udelay(150); /* wait for warmup */
1574 I915_WRITE(reg, dpll);
1575 POSTING_READ(reg);
1576 udelay(150); /* wait for warmup */
1577 }
1578
1579 static void chv_enable_pll(struct intel_crtc *crtc)
1580 {
1581 struct drm_device *dev = crtc->base.dev;
1582 struct drm_i915_private *dev_priv = dev->dev_private;
1583 int pipe = crtc->pipe;
1584 enum dpio_channel port = vlv_pipe_to_channel(pipe);
1585 u32 tmp;
1586
1587 assert_pipe_disabled(dev_priv, crtc->pipe);
1588
1589 BUG_ON(!IS_CHERRYVIEW(dev_priv->dev));
1590
1591 mutex_lock(&dev_priv->dpio_lock);
1592
1593 /* Enable back the 10bit clock to display controller */
1594 tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));
1595 tmp |= DPIO_DCLKP_EN;
1596 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp);
1597
1598 /*
1599 * Need to wait > 100ns between dclkp clock enable bit and PLL enable.
1600 */
1601 udelay(1);
1602
1603 /* Enable PLL */
1604 I915_WRITE(DPLL(pipe), crtc->config.dpll_hw_state.dpll);
1605
1606 /* Check PLL is locked */
1607 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
1608 DRM_ERROR("PLL %d failed to lock\n", pipe);
1609
1610 /* not sure when this should be written */
1611 I915_WRITE(DPLL_MD(pipe), crtc->config.dpll_hw_state.dpll_md);
1612 POSTING_READ(DPLL_MD(pipe));
1613
1614 mutex_unlock(&dev_priv->dpio_lock);
1615 }
1616
1617 static void i9xx_enable_pll(struct intel_crtc *crtc)
1618 {
1619 struct drm_device *dev = crtc->base.dev;
1620 struct drm_i915_private *dev_priv = dev->dev_private;
1621 int reg = DPLL(crtc->pipe);
1622 u32 dpll = crtc->config.dpll_hw_state.dpll;
1623
1624 assert_pipe_disabled(dev_priv, crtc->pipe);
1625
1626 /* No really, not for ILK+ */
1627 BUG_ON(INTEL_INFO(dev)->gen >= 5);
1628
1629 /* PLL is protected by panel, make sure we can write it */
1630 if (IS_MOBILE(dev) && !IS_I830(dev))
1631 assert_panel_unlocked(dev_priv, crtc->pipe);
1632
1633 I915_WRITE(reg, dpll);
1634
1635 /* Wait for the clocks to stabilize. */
1636 POSTING_READ(reg);
1637 udelay(150);
1638
1639 if (INTEL_INFO(dev)->gen >= 4) {
1640 I915_WRITE(DPLL_MD(crtc->pipe),
1641 crtc->config.dpll_hw_state.dpll_md);
1642 } else {
1643 /* The pixel multiplier can only be updated once the
1644 * DPLL is enabled and the clocks are stable.
1645 *
1646 * So write it again.
1647 */
1648 I915_WRITE(reg, dpll);
1649 }
1650
1651 /* We do this three times for luck */
1652 I915_WRITE(reg, dpll);
1653 POSTING_READ(reg);
1654 udelay(150); /* wait for warmup */
1655 I915_WRITE(reg, dpll);
1656 POSTING_READ(reg);
1657 udelay(150); /* wait for warmup */
1658 I915_WRITE(reg, dpll);
1659 POSTING_READ(reg);
1660 udelay(150); /* wait for warmup */
1661 }
1662
1663 /**
1664 * i9xx_disable_pll - disable a PLL
1665 * @dev_priv: i915 private structure
1666 * @pipe: pipe PLL to disable
1667 *
1668 * Disable the PLL for @pipe, making sure the pipe is off first.
1669 *
1670 * Note! This is for pre-ILK only.
1671 */
1672 static void i9xx_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1673 {
1674 /* Don't disable pipe A or pipe A PLLs if needed */
1675 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1676 return;
1677
1678 /* Make sure the pipe isn't still relying on us */
1679 assert_pipe_disabled(dev_priv, pipe);
1680
1681 I915_WRITE(DPLL(pipe), 0);
1682 POSTING_READ(DPLL(pipe));
1683 }
1684
1685 static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1686 {
1687 u32 val = 0;
1688
1689 /* Make sure the pipe isn't still relying on us */
1690 assert_pipe_disabled(dev_priv, pipe);
1691
1692 /*
1693 * Leave integrated clock source and reference clock enabled for pipe B.
1694 * The latter is needed for VGA hotplug / manual detection.
1695 */
1696 if (pipe == PIPE_B)
1697 val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REFA_CLK_ENABLE_VLV;
1698 I915_WRITE(DPLL(pipe), val);
1699 POSTING_READ(DPLL(pipe));
1700
1701 }
1702
1703 static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1704 {
1705 enum dpio_channel port = vlv_pipe_to_channel(pipe);
1706 u32 val;
1707
1708 /* Make sure the pipe isn't still relying on us */
1709 assert_pipe_disabled(dev_priv, pipe);
1710
1711 /* Set PLL en = 0 */
1712 val = DPLL_SSC_REF_CLOCK_CHV;
1713 if (pipe != PIPE_A)
1714 val |= DPLL_INTEGRATED_CRI_CLK_VLV;
1715 I915_WRITE(DPLL(pipe), val);
1716 POSTING_READ(DPLL(pipe));
1717
1718 mutex_lock(&dev_priv->dpio_lock);
1719
1720 /* Disable 10bit clock to display controller */
1721 val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));
1722 val &= ~DPIO_DCLKP_EN;
1723 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val);
1724
1725 /* disable left/right clock distribution */
1726 if (pipe != PIPE_B) {
1727 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0);
1728 val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK);
1729 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val);
1730 } else {
1731 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1);
1732 val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK);
1733 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val);
1734 }
1735
1736 mutex_unlock(&dev_priv->dpio_lock);
1737 }
1738
1739 void vlv_wait_port_ready(struct drm_i915_private *dev_priv,
1740 struct intel_digital_port *dport)
1741 {
1742 u32 port_mask;
1743 int dpll_reg;
1744
1745 switch (dport->port) {
1746 case PORT_B:
1747 port_mask = DPLL_PORTB_READY_MASK;
1748 dpll_reg = DPLL(0);
1749 break;
1750 case PORT_C:
1751 port_mask = DPLL_PORTC_READY_MASK;
1752 dpll_reg = DPLL(0);
1753 break;
1754 case PORT_D:
1755 port_mask = DPLL_PORTD_READY_MASK;
1756 dpll_reg = DPIO_PHY_STATUS;
1757 break;
1758 default:
1759 BUG();
1760 }
1761
1762 if (wait_for((I915_READ(dpll_reg) & port_mask) == 0, 1000))
1763 WARN(1, "timed out waiting for port %c ready: 0x%08x\n",
1764 port_name(dport->port), I915_READ(dpll_reg));
1765 }
1766
1767 static void intel_prepare_shared_dpll(struct intel_crtc *crtc)
1768 {
1769 struct drm_device *dev = crtc->base.dev;
1770 struct drm_i915_private *dev_priv = dev->dev_private;
1771 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
1772
1773 if (WARN_ON(pll == NULL))
1774 return;
1775
1776 WARN_ON(!pll->refcount);
1777 if (pll->active == 0) {
1778 DRM_DEBUG_DRIVER("setting up %s\n", pll->name);
1779 WARN_ON(pll->on);
1780 assert_shared_dpll_disabled(dev_priv, pll);
1781
1782 pll->mode_set(dev_priv, pll);
1783 }
1784 }
1785
1786 /**
1787 * intel_enable_shared_dpll - enable PCH PLL
1788 * @dev_priv: i915 private structure
1789 * @pipe: pipe PLL to enable
1790 *
1791 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1792 * drives the transcoder clock.
1793 */
1794 static void intel_enable_shared_dpll(struct intel_crtc *crtc)
1795 {
1796 struct drm_device *dev = crtc->base.dev;
1797 struct drm_i915_private *dev_priv = dev->dev_private;
1798 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
1799
1800 if (WARN_ON(pll == NULL))
1801 return;
1802
1803 if (WARN_ON(pll->refcount == 0))
1804 return;
1805
1806 DRM_DEBUG_KMS("enable %s (active %d, on? %d)for crtc %d\n",
1807 pll->name, pll->active, pll->on,
1808 crtc->base.base.id);
1809
1810 if (pll->active++) {
1811 WARN_ON(!pll->on);
1812 assert_shared_dpll_enabled(dev_priv, pll);
1813 return;
1814 }
1815 WARN_ON(pll->on);
1816
1817 DRM_DEBUG_KMS("enabling %s\n", pll->name);
1818 pll->enable(dev_priv, pll);
1819 pll->on = true;
1820 }
1821
1822 static void intel_disable_shared_dpll(struct intel_crtc *crtc)
1823 {
1824 struct drm_device *dev = crtc->base.dev;
1825 struct drm_i915_private *dev_priv = dev->dev_private;
1826 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
1827
1828 /* PCH only available on ILK+ */
1829 BUG_ON(INTEL_INFO(dev)->gen < 5);
1830 if (WARN_ON(pll == NULL))
1831 return;
1832
1833 if (WARN_ON(pll->refcount == 0))
1834 return;
1835
1836 DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n",
1837 pll->name, pll->active, pll->on,
1838 crtc->base.base.id);
1839
1840 if (WARN_ON(pll->active == 0)) {
1841 assert_shared_dpll_disabled(dev_priv, pll);
1842 return;
1843 }
1844
1845 assert_shared_dpll_enabled(dev_priv, pll);
1846 WARN_ON(!pll->on);
1847 if (--pll->active)
1848 return;
1849
1850 DRM_DEBUG_KMS("disabling %s\n", pll->name);
1851 pll->disable(dev_priv, pll);
1852 pll->on = false;
1853 }
1854
1855 static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1856 enum pipe pipe)
1857 {
1858 struct drm_device *dev = dev_priv->dev;
1859 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
1860 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1861 uint32_t reg, val, pipeconf_val;
1862
1863 /* PCH only available on ILK+ */
1864 BUG_ON(INTEL_INFO(dev)->gen < 5);
1865
1866 /* Make sure PCH DPLL is enabled */
1867 assert_shared_dpll_enabled(dev_priv,
1868 intel_crtc_to_shared_dpll(intel_crtc));
1869
1870 /* FDI must be feeding us bits for PCH ports */
1871 assert_fdi_tx_enabled(dev_priv, pipe);
1872 assert_fdi_rx_enabled(dev_priv, pipe);
1873
1874 if (HAS_PCH_CPT(dev)) {
1875 /* Workaround: Set the timing override bit before enabling the
1876 * pch transcoder. */
1877 reg = TRANS_CHICKEN2(pipe);
1878 val = I915_READ(reg);
1879 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1880 I915_WRITE(reg, val);
1881 }
1882
1883 reg = PCH_TRANSCONF(pipe);
1884 val = I915_READ(reg);
1885 pipeconf_val = I915_READ(PIPECONF(pipe));
1886
1887 if (HAS_PCH_IBX(dev_priv->dev)) {
1888 /*
1889 * make the BPC in transcoder be consistent with
1890 * that in pipeconf reg.
1891 */
1892 val &= ~PIPECONF_BPC_MASK;
1893 val |= pipeconf_val & PIPECONF_BPC_MASK;
1894 }
1895
1896 val &= ~TRANS_INTERLACE_MASK;
1897 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
1898 if (HAS_PCH_IBX(dev_priv->dev) &&
1899 intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO))
1900 val |= TRANS_LEGACY_INTERLACED_ILK;
1901 else
1902 val |= TRANS_INTERLACED;
1903 else
1904 val |= TRANS_PROGRESSIVE;
1905
1906 I915_WRITE(reg, val | TRANS_ENABLE);
1907 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1908 DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe));
1909 }
1910
1911 static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1912 enum transcoder cpu_transcoder)
1913 {
1914 u32 val, pipeconf_val;
1915
1916 /* PCH only available on ILK+ */
1917 BUG_ON(INTEL_INFO(dev_priv->dev)->gen < 5);
1918
1919 /* FDI must be feeding us bits for PCH ports */
1920 assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder);
1921 assert_fdi_rx_enabled(dev_priv, TRANSCODER_A);
1922
1923 /* Workaround: set timing override bit. */
1924 val = I915_READ(_TRANSA_CHICKEN2);
1925 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1926 I915_WRITE(_TRANSA_CHICKEN2, val);
1927
1928 val = TRANS_ENABLE;
1929 pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));
1930
1931 if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) ==
1932 PIPECONF_INTERLACED_ILK)
1933 val |= TRANS_INTERLACED;
1934 else
1935 val |= TRANS_PROGRESSIVE;
1936
1937 I915_WRITE(LPT_TRANSCONF, val);
1938 if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100))
1939 DRM_ERROR("Failed to enable PCH transcoder\n");
1940 }
1941
1942 static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv,
1943 enum pipe pipe)
1944 {
1945 struct drm_device *dev = dev_priv->dev;
1946 uint32_t reg, val;
1947
1948 /* FDI relies on the transcoder */
1949 assert_fdi_tx_disabled(dev_priv, pipe);
1950 assert_fdi_rx_disabled(dev_priv, pipe);
1951
1952 /* Ports must be off as well */
1953 assert_pch_ports_disabled(dev_priv, pipe);
1954
1955 reg = PCH_TRANSCONF(pipe);
1956 val = I915_READ(reg);
1957 val &= ~TRANS_ENABLE;
1958 I915_WRITE(reg, val);
1959 /* wait for PCH transcoder off, transcoder state */
1960 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
1961 DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe));
1962
1963 if (!HAS_PCH_IBX(dev)) {
1964 /* Workaround: Clear the timing override chicken bit again. */
1965 reg = TRANS_CHICKEN2(pipe);
1966 val = I915_READ(reg);
1967 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
1968 I915_WRITE(reg, val);
1969 }
1970 }
1971
1972 static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv)
1973 {
1974 u32 val;
1975
1976 val = I915_READ(LPT_TRANSCONF);
1977 val &= ~TRANS_ENABLE;
1978 I915_WRITE(LPT_TRANSCONF, val);
1979 /* wait for PCH transcoder off, transcoder state */
1980 if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50))
1981 DRM_ERROR("Failed to disable PCH transcoder\n");
1982
1983 /* Workaround: clear timing override bit. */
1984 val = I915_READ(_TRANSA_CHICKEN2);
1985 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
1986 I915_WRITE(_TRANSA_CHICKEN2, val);
1987 }
1988
1989 /**
1990 * intel_enable_pipe - enable a pipe, asserting requirements
1991 * @crtc: crtc responsible for the pipe
1992 *
1993 * Enable @crtc's pipe, making sure that various hardware specific requirements
1994 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1995 */
1996 static void intel_enable_pipe(struct intel_crtc *crtc)
1997 {
1998 struct drm_device *dev = crtc->base.dev;
1999 struct drm_i915_private *dev_priv = dev->dev_private;
2000 enum pipe pipe = crtc->pipe;
2001 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
2002 pipe);
2003 enum pipe pch_transcoder;
2004 int reg;
2005 u32 val;
2006
2007 assert_planes_disabled(dev_priv, pipe);
2008 assert_cursor_disabled(dev_priv, pipe);
2009 assert_sprites_disabled(dev_priv, pipe);
2010
2011 if (HAS_PCH_LPT(dev_priv->dev))
2012 pch_transcoder = TRANSCODER_A;
2013 else
2014 pch_transcoder = pipe;
2015
2016 /*
2017 * A pipe without a PLL won't actually be able to drive bits from
2018 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
2019 * need the check.
2020 */
2021 if (!HAS_PCH_SPLIT(dev_priv->dev))
2022 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DSI))
2023 assert_dsi_pll_enabled(dev_priv);
2024 else
2025 assert_pll_enabled(dev_priv, pipe);
2026 else {
2027 if (crtc->config.has_pch_encoder) {
2028 /* if driving the PCH, we need FDI enabled */
2029 assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder);
2030 assert_fdi_tx_pll_enabled(dev_priv,
2031 (enum pipe) cpu_transcoder);
2032 }
2033 /* FIXME: assert CPU port conditions for SNB+ */
2034 }
2035
2036 reg = PIPECONF(cpu_transcoder);
2037 val = I915_READ(reg);
2038 if (val & PIPECONF_ENABLE) {
2039 WARN_ON(!(pipe == PIPE_A &&
2040 dev_priv->quirks & QUIRK_PIPEA_FORCE));
2041 return;
2042 }
2043
2044 I915_WRITE(reg, val | PIPECONF_ENABLE);
2045 POSTING_READ(reg);
2046 }
2047
2048 /**
2049 * intel_disable_pipe - disable a pipe, asserting requirements
2050 * @dev_priv: i915 private structure
2051 * @pipe: pipe to disable
2052 *
2053 * Disable @pipe, making sure that various hardware specific requirements
2054 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
2055 *
2056 * @pipe should be %PIPE_A or %PIPE_B.
2057 *
2058 * Will wait until the pipe has shut down before returning.
2059 */
2060 static void intel_disable_pipe(struct drm_i915_private *dev_priv,
2061 enum pipe pipe)
2062 {
2063 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
2064 pipe);
2065 int reg;
2066 u32 val;
2067
2068 /*
2069 * Make sure planes won't keep trying to pump pixels to us,
2070 * or we might hang the display.
2071 */
2072 assert_planes_disabled(dev_priv, pipe);
2073 assert_cursor_disabled(dev_priv, pipe);
2074 assert_sprites_disabled(dev_priv, pipe);
2075
2076 /* Don't disable pipe A or pipe A PLLs if needed */
2077 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
2078 return;
2079
2080 reg = PIPECONF(cpu_transcoder);
2081 val = I915_READ(reg);
2082 if ((val & PIPECONF_ENABLE) == 0)
2083 return;
2084
2085 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
2086 intel_wait_for_pipe_off(dev_priv->dev, pipe);
2087 }
2088
2089 /*
2090 * Plane regs are double buffered, going from enabled->disabled needs a
2091 * trigger in order to latch. The display address reg provides this.
2092 */
2093 void intel_flush_primary_plane(struct drm_i915_private *dev_priv,
2094 enum plane plane)
2095 {
2096 struct drm_device *dev = dev_priv->dev;
2097 u32 reg = INTEL_INFO(dev)->gen >= 4 ? DSPSURF(plane) : DSPADDR(plane);
2098
2099 I915_WRITE(reg, I915_READ(reg));
2100 POSTING_READ(reg);
2101 }
2102
2103 /**
2104 * intel_enable_primary_hw_plane - enable the primary plane on a given pipe
2105 * @dev_priv: i915 private structure
2106 * @plane: plane to enable
2107 * @pipe: pipe being fed
2108 *
2109 * Enable @plane on @pipe, making sure that @pipe is running first.
2110 */
2111 static void intel_enable_primary_hw_plane(struct drm_i915_private *dev_priv,
2112 enum plane plane, enum pipe pipe)
2113 {
2114 struct drm_device *dev = dev_priv->dev;
2115 struct intel_crtc *intel_crtc =
2116 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
2117 int reg;
2118 u32 val;
2119
2120 /* If the pipe isn't enabled, we can't pump pixels and may hang */
2121 assert_pipe_enabled(dev_priv, pipe);
2122
2123 if (intel_crtc->primary_enabled)
2124 return;
2125
2126 intel_crtc->primary_enabled = true;
2127
2128 reg = DSPCNTR(plane);
2129 val = I915_READ(reg);
2130 WARN_ON(val & DISPLAY_PLANE_ENABLE);
2131
2132 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
2133 intel_flush_primary_plane(dev_priv, plane);
2134
2135 /*
2136 * BDW signals flip done immediately if the plane
2137 * is disabled, even if the plane enable is already
2138 * armed to occur at the next vblank :(
2139 */
2140 if (IS_BROADWELL(dev))
2141 intel_wait_for_vblank(dev, intel_crtc->pipe);
2142 }
2143
2144 /**
2145 * intel_disable_primary_hw_plane - disable the primary hardware plane
2146 * @dev_priv: i915 private structure
2147 * @plane: plane to disable
2148 * @pipe: pipe consuming the data
2149 *
2150 * Disable @plane; should be an independent operation.
2151 */
2152 static void intel_disable_primary_hw_plane(struct drm_i915_private *dev_priv,
2153 enum plane plane, enum pipe pipe)
2154 {
2155 struct intel_crtc *intel_crtc =
2156 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
2157 int reg;
2158 u32 val;
2159
2160 if (!intel_crtc->primary_enabled)
2161 return;
2162
2163 intel_crtc->primary_enabled = false;
2164
2165 reg = DSPCNTR(plane);
2166 val = I915_READ(reg);
2167 WARN_ON((val & DISPLAY_PLANE_ENABLE) == 0);
2168
2169 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
2170 intel_flush_primary_plane(dev_priv, plane);
2171 }
2172
2173 static bool need_vtd_wa(struct drm_device *dev)
2174 {
2175 #ifdef CONFIG_INTEL_IOMMU
2176 if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped)
2177 return true;
2178 #endif
2179 return false;
2180 }
2181
2182 static int intel_align_height(struct drm_device *dev, int height, bool tiled)
2183 {
2184 int tile_height;
2185
2186 tile_height = tiled ? (IS_GEN2(dev) ? 16 : 8) : 1;
2187 return ALIGN(height, tile_height);
2188 }
2189
2190 int
2191 intel_pin_and_fence_fb_obj(struct drm_device *dev,
2192 struct drm_i915_gem_object *obj,
2193 struct intel_engine_cs *pipelined)
2194 {
2195 struct drm_i915_private *dev_priv = dev->dev_private;
2196 u32 alignment;
2197 int ret;
2198
2199 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
2200
2201 switch (obj->tiling_mode) {
2202 case I915_TILING_NONE:
2203 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
2204 alignment = 128 * 1024;
2205 else if (INTEL_INFO(dev)->gen >= 4)
2206 alignment = 4 * 1024;
2207 else
2208 alignment = 64 * 1024;
2209 break;
2210 case I915_TILING_X:
2211 /* pin() will align the object as required by fence */
2212 alignment = 0;
2213 break;
2214 case I915_TILING_Y:
2215 WARN(1, "Y tiled bo slipped through, driver bug!\n");
2216 return -EINVAL;
2217 default:
2218 BUG();
2219 }
2220
2221 /* Note that the w/a also requires 64 PTE of padding following the
2222 * bo. We currently fill all unused PTE with the shadow page and so
2223 * we should always have valid PTE following the scanout preventing
2224 * the VT-d warning.
2225 */
2226 if (need_vtd_wa(dev) && alignment < 256 * 1024)
2227 alignment = 256 * 1024;
2228
2229 dev_priv->mm.interruptible = false;
2230 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
2231 if (ret)
2232 goto err_interruptible;
2233
2234 /* Install a fence for tiled scan-out. Pre-i965 always needs a
2235 * fence, whereas 965+ only requires a fence if using
2236 * framebuffer compression. For simplicity, we always install
2237 * a fence as the cost is not that onerous.
2238 */
2239 ret = i915_gem_object_get_fence(obj);
2240 if (ret)
2241 goto err_unpin;
2242
2243 i915_gem_object_pin_fence(obj);
2244
2245 dev_priv->mm.interruptible = true;
2246 return 0;
2247
2248 err_unpin:
2249 i915_gem_object_unpin_from_display_plane(obj);
2250 err_interruptible:
2251 dev_priv->mm.interruptible = true;
2252 return ret;
2253 }
2254
2255 void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
2256 {
2257 WARN_ON(!mutex_is_locked(&obj->base.dev->struct_mutex));
2258
2259 i915_gem_object_unpin_fence(obj);
2260 i915_gem_object_unpin_from_display_plane(obj);
2261 }
2262
2263 /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
2264 * is assumed to be a power-of-two. */
2265 unsigned long intel_gen4_compute_page_offset(int *x, int *y,
2266 unsigned int tiling_mode,
2267 unsigned int cpp,
2268 unsigned int pitch)
2269 {
2270 if (tiling_mode != I915_TILING_NONE) {
2271 unsigned int tile_rows, tiles;
2272
2273 tile_rows = *y / 8;
2274 *y %= 8;
2275
2276 tiles = *x / (512/cpp);
2277 *x %= 512/cpp;
2278
2279 return tile_rows * pitch * 8 + tiles * 4096;
2280 } else {
2281 unsigned int offset;
2282
2283 offset = *y * pitch + *x * cpp;
2284 *y = 0;
2285 *x = (offset & 4095) / cpp;
2286 return offset & -4096;
2287 }
2288 }
2289
2290 int intel_format_to_fourcc(int format)
2291 {
2292 switch (format) {
2293 case DISPPLANE_8BPP:
2294 return DRM_FORMAT_C8;
2295 case DISPPLANE_BGRX555:
2296 return DRM_FORMAT_XRGB1555;
2297 case DISPPLANE_BGRX565:
2298 return DRM_FORMAT_RGB565;
2299 default:
2300 case DISPPLANE_BGRX888:
2301 return DRM_FORMAT_XRGB8888;
2302 case DISPPLANE_RGBX888:
2303 return DRM_FORMAT_XBGR8888;
2304 case DISPPLANE_BGRX101010:
2305 return DRM_FORMAT_XRGB2101010;
2306 case DISPPLANE_RGBX101010:
2307 return DRM_FORMAT_XBGR2101010;
2308 }
2309 }
2310
2311 static bool intel_alloc_plane_obj(struct intel_crtc *crtc,
2312 struct intel_plane_config *plane_config)
2313 {
2314 struct drm_device *dev = crtc->base.dev;
2315 struct drm_i915_gem_object *obj = NULL;
2316 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
2317 u32 base = plane_config->base;
2318
2319 if (plane_config->size == 0)
2320 return false;
2321
2322 obj = i915_gem_object_create_stolen_for_preallocated(dev, base, base,
2323 plane_config->size);
2324 if (!obj)
2325 return false;
2326
2327 if (plane_config->tiled) {
2328 obj->tiling_mode = I915_TILING_X;
2329 obj->stride = crtc->base.primary->fb->pitches[0];
2330 }
2331
2332 mode_cmd.pixel_format = crtc->base.primary->fb->pixel_format;
2333 mode_cmd.width = crtc->base.primary->fb->width;
2334 mode_cmd.height = crtc->base.primary->fb->height;
2335 mode_cmd.pitches[0] = crtc->base.primary->fb->pitches[0];
2336
2337 mutex_lock(&dev->struct_mutex);
2338
2339 if (intel_framebuffer_init(dev, to_intel_framebuffer(crtc->base.primary->fb),
2340 &mode_cmd, obj)) {
2341 DRM_DEBUG_KMS("intel fb init failed\n");
2342 goto out_unref_obj;
2343 }
2344
2345 obj->frontbuffer_bits = INTEL_FRONTBUFFER_PRIMARY(crtc->pipe);
2346 mutex_unlock(&dev->struct_mutex);
2347
2348 DRM_DEBUG_KMS("plane fb obj %p\n", obj);
2349 return true;
2350
2351 out_unref_obj:
2352 drm_gem_object_unreference(&obj->base);
2353 mutex_unlock(&dev->struct_mutex);
2354 return false;
2355 }
2356
2357 static void intel_find_plane_obj(struct intel_crtc *intel_crtc,
2358 struct intel_plane_config *plane_config)
2359 {
2360 struct drm_device *dev = intel_crtc->base.dev;
2361 struct drm_crtc *c;
2362 struct intel_crtc *i;
2363 struct drm_i915_gem_object *obj;
2364
2365 if (!intel_crtc->base.primary->fb)
2366 return;
2367
2368 if (intel_alloc_plane_obj(intel_crtc, plane_config))
2369 return;
2370
2371 kfree(intel_crtc->base.primary->fb);
2372 intel_crtc->base.primary->fb = NULL;
2373
2374 /*
2375 * Failed to alloc the obj, check to see if we should share
2376 * an fb with another CRTC instead
2377 */
2378 for_each_crtc(dev, c) {
2379 i = to_intel_crtc(c);
2380
2381 if (c == &intel_crtc->base)
2382 continue;
2383
2384 if (!i->active)
2385 continue;
2386
2387 obj = intel_fb_obj(c->primary->fb);
2388 if (obj == NULL)
2389 continue;
2390
2391 if (i915_gem_obj_ggtt_offset(obj) == plane_config->base) {
2392 drm_framebuffer_reference(c->primary->fb);
2393 intel_crtc->base.primary->fb = c->primary->fb;
2394 obj->frontbuffer_bits |= INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe);
2395 break;
2396 }
2397 }
2398 }
2399
2400 static void i9xx_update_primary_plane(struct drm_crtc *crtc,
2401 struct drm_framebuffer *fb,
2402 int x, int y)
2403 {
2404 struct drm_device *dev = crtc->dev;
2405 struct drm_i915_private *dev_priv = dev->dev_private;
2406 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2407 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
2408 int plane = intel_crtc->plane;
2409 unsigned long linear_offset;
2410 u32 dspcntr;
2411 u32 reg;
2412
2413 reg = DSPCNTR(plane);
2414 dspcntr = I915_READ(reg);
2415 /* Mask out pixel format bits in case we change it */
2416 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2417 switch (fb->pixel_format) {
2418 case DRM_FORMAT_C8:
2419 dspcntr |= DISPPLANE_8BPP;
2420 break;
2421 case DRM_FORMAT_XRGB1555:
2422 case DRM_FORMAT_ARGB1555:
2423 dspcntr |= DISPPLANE_BGRX555;
2424 break;
2425 case DRM_FORMAT_RGB565:
2426 dspcntr |= DISPPLANE_BGRX565;
2427 break;
2428 case DRM_FORMAT_XRGB8888:
2429 case DRM_FORMAT_ARGB8888:
2430 dspcntr |= DISPPLANE_BGRX888;
2431 break;
2432 case DRM_FORMAT_XBGR8888:
2433 case DRM_FORMAT_ABGR8888:
2434 dspcntr |= DISPPLANE_RGBX888;
2435 break;
2436 case DRM_FORMAT_XRGB2101010:
2437 case DRM_FORMAT_ARGB2101010:
2438 dspcntr |= DISPPLANE_BGRX101010;
2439 break;
2440 case DRM_FORMAT_XBGR2101010:
2441 case DRM_FORMAT_ABGR2101010:
2442 dspcntr |= DISPPLANE_RGBX101010;
2443 break;
2444 default:
2445 BUG();
2446 }
2447
2448 if (INTEL_INFO(dev)->gen >= 4) {
2449 if (obj->tiling_mode != I915_TILING_NONE)
2450 dspcntr |= DISPPLANE_TILED;
2451 else
2452 dspcntr &= ~DISPPLANE_TILED;
2453 }
2454
2455 if (IS_G4X(dev))
2456 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2457
2458 I915_WRITE(reg, dspcntr);
2459
2460 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
2461
2462 if (INTEL_INFO(dev)->gen >= 4) {
2463 intel_crtc->dspaddr_offset =
2464 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2465 fb->bits_per_pixel / 8,
2466 fb->pitches[0]);
2467 linear_offset -= intel_crtc->dspaddr_offset;
2468 } else {
2469 intel_crtc->dspaddr_offset = linear_offset;
2470 }
2471
2472 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2473 i915_gem_obj_ggtt_offset(obj), linear_offset, x, y,
2474 fb->pitches[0]);
2475 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
2476 if (INTEL_INFO(dev)->gen >= 4) {
2477 I915_WRITE(DSPSURF(plane),
2478 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
2479 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2480 I915_WRITE(DSPLINOFF(plane), linear_offset);
2481 } else
2482 I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset);
2483 POSTING_READ(reg);
2484 }
2485
2486 static void ironlake_update_primary_plane(struct drm_crtc *crtc,
2487 struct drm_framebuffer *fb,
2488 int x, int y)
2489 {
2490 struct drm_device *dev = crtc->dev;
2491 struct drm_i915_private *dev_priv = dev->dev_private;
2492 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2493 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
2494 int plane = intel_crtc->plane;
2495 unsigned long linear_offset;
2496 u32 dspcntr;
2497 u32 reg;
2498
2499 reg = DSPCNTR(plane);
2500 dspcntr = I915_READ(reg);
2501 /* Mask out pixel format bits in case we change it */
2502 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2503 switch (fb->pixel_format) {
2504 case DRM_FORMAT_C8:
2505 dspcntr |= DISPPLANE_8BPP;
2506 break;
2507 case DRM_FORMAT_RGB565:
2508 dspcntr |= DISPPLANE_BGRX565;
2509 break;
2510 case DRM_FORMAT_XRGB8888:
2511 case DRM_FORMAT_ARGB8888:
2512 dspcntr |= DISPPLANE_BGRX888;
2513 break;
2514 case DRM_FORMAT_XBGR8888:
2515 case DRM_FORMAT_ABGR8888:
2516 dspcntr |= DISPPLANE_RGBX888;
2517 break;
2518 case DRM_FORMAT_XRGB2101010:
2519 case DRM_FORMAT_ARGB2101010:
2520 dspcntr |= DISPPLANE_BGRX101010;
2521 break;
2522 case DRM_FORMAT_XBGR2101010:
2523 case DRM_FORMAT_ABGR2101010:
2524 dspcntr |= DISPPLANE_RGBX101010;
2525 break;
2526 default:
2527 BUG();
2528 }
2529
2530 if (obj->tiling_mode != I915_TILING_NONE)
2531 dspcntr |= DISPPLANE_TILED;
2532 else
2533 dspcntr &= ~DISPPLANE_TILED;
2534
2535 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
2536 dspcntr &= ~DISPPLANE_TRICKLE_FEED_DISABLE;
2537 else
2538 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2539
2540 I915_WRITE(reg, dspcntr);
2541
2542 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
2543 intel_crtc->dspaddr_offset =
2544 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2545 fb->bits_per_pixel / 8,
2546 fb->pitches[0]);
2547 linear_offset -= intel_crtc->dspaddr_offset;
2548
2549 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2550 i915_gem_obj_ggtt_offset(obj), linear_offset, x, y,
2551 fb->pitches[0]);
2552 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
2553 I915_WRITE(DSPSURF(plane),
2554 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
2555 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
2556 I915_WRITE(DSPOFFSET(plane), (y << 16) | x);
2557 } else {
2558 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2559 I915_WRITE(DSPLINOFF(plane), linear_offset);
2560 }
2561 POSTING_READ(reg);
2562 }
2563
2564 /* Assume fb object is pinned & idle & fenced and just update base pointers */
2565 static int
2566 intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2567 int x, int y, enum mode_set_atomic state)
2568 {
2569 struct drm_device *dev = crtc->dev;
2570 struct drm_i915_private *dev_priv = dev->dev_private;
2571
2572 if (dev_priv->display.disable_fbc)
2573 dev_priv->display.disable_fbc(dev);
2574 intel_increase_pllclock(dev, to_intel_crtc(crtc)->pipe);
2575
2576 dev_priv->display.update_primary_plane(crtc, fb, x, y);
2577
2578 return 0;
2579 }
2580
2581 void intel_display_handle_reset(struct drm_device *dev)
2582 {
2583 struct drm_i915_private *dev_priv = dev->dev_private;
2584 struct drm_crtc *crtc;
2585
2586 /*
2587 * Flips in the rings have been nuked by the reset,
2588 * so complete all pending flips so that user space
2589 * will get its events and not get stuck.
2590 *
2591 * Also update the base address of all primary
2592 * planes to the the last fb to make sure we're
2593 * showing the correct fb after a reset.
2594 *
2595 * Need to make two loops over the crtcs so that we
2596 * don't try to grab a crtc mutex before the
2597 * pending_flip_queue really got woken up.
2598 */
2599
2600 for_each_crtc(dev, crtc) {
2601 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2602 enum plane plane = intel_crtc->plane;
2603
2604 intel_prepare_page_flip(dev, plane);
2605 intel_finish_page_flip_plane(dev, plane);
2606 }
2607
2608 for_each_crtc(dev, crtc) {
2609 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2610
2611 drm_modeset_lock(&crtc->mutex, NULL);
2612 /*
2613 * FIXME: Once we have proper support for primary planes (and
2614 * disabling them without disabling the entire crtc) allow again
2615 * a NULL crtc->primary->fb.
2616 */
2617 if (intel_crtc->active && crtc->primary->fb)
2618 dev_priv->display.update_primary_plane(crtc,
2619 crtc->primary->fb,
2620 crtc->x,
2621 crtc->y);
2622 drm_modeset_unlock(&crtc->mutex);
2623 }
2624 }
2625
2626 static int
2627 intel_finish_fb(struct drm_framebuffer *old_fb)
2628 {
2629 struct drm_i915_gem_object *obj = intel_fb_obj(old_fb);
2630 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2631 bool was_interruptible = dev_priv->mm.interruptible;
2632 int ret;
2633
2634 /* Big Hammer, we also need to ensure that any pending
2635 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2636 * current scanout is retired before unpinning the old
2637 * framebuffer.
2638 *
2639 * This should only fail upon a hung GPU, in which case we
2640 * can safely continue.
2641 */
2642 dev_priv->mm.interruptible = false;
2643 ret = i915_gem_object_finish_gpu(obj);
2644 dev_priv->mm.interruptible = was_interruptible;
2645
2646 return ret;
2647 }
2648
2649 static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc)
2650 {
2651 struct drm_device *dev = crtc->dev;
2652 struct drm_i915_private *dev_priv = dev->dev_private;
2653 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2654 unsigned long flags;
2655 bool pending;
2656
2657 if (i915_reset_in_progress(&dev_priv->gpu_error) ||
2658 intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter))
2659 return false;
2660
2661 spin_lock_irqsave(&dev->event_lock, flags);
2662 pending = to_intel_crtc(crtc)->unpin_work != NULL;
2663 spin_unlock_irqrestore(&dev->event_lock, flags);
2664
2665 return pending;
2666 }
2667
2668 static int
2669 intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
2670 struct drm_framebuffer *fb)
2671 {
2672 struct drm_device *dev = crtc->dev;
2673 struct drm_i915_private *dev_priv = dev->dev_private;
2674 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2675 enum pipe pipe = intel_crtc->pipe;
2676 struct drm_framebuffer *old_fb = crtc->primary->fb;
2677 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
2678 struct drm_i915_gem_object *old_obj = intel_fb_obj(old_fb);
2679 int ret;
2680
2681 if (intel_crtc_has_pending_flip(crtc)) {
2682 DRM_ERROR("pipe is still busy with an old pageflip\n");
2683 return -EBUSY;
2684 }
2685
2686 /* no fb bound */
2687 if (!fb) {
2688 DRM_ERROR("No FB bound\n");
2689 return 0;
2690 }
2691
2692 if (intel_crtc->plane > INTEL_INFO(dev)->num_pipes) {
2693 DRM_ERROR("no plane for crtc: plane %c, num_pipes %d\n",
2694 plane_name(intel_crtc->plane),
2695 INTEL_INFO(dev)->num_pipes);
2696 return -EINVAL;
2697 }
2698
2699 mutex_lock(&dev->struct_mutex);
2700 ret = intel_pin_and_fence_fb_obj(dev, obj, NULL);
2701 if (ret == 0)
2702 i915_gem_track_fb(old_obj, obj,
2703 INTEL_FRONTBUFFER_PRIMARY(pipe));
2704 mutex_unlock(&dev->struct_mutex);
2705 if (ret != 0) {
2706 DRM_ERROR("pin & fence failed\n");
2707 return ret;
2708 }
2709
2710 /*
2711 * Update pipe size and adjust fitter if needed: the reason for this is
2712 * that in compute_mode_changes we check the native mode (not the pfit
2713 * mode) to see if we can flip rather than do a full mode set. In the
2714 * fastboot case, we'll flip, but if we don't update the pipesrc and
2715 * pfit state, we'll end up with a big fb scanned out into the wrong
2716 * sized surface.
2717 *
2718 * To fix this properly, we need to hoist the checks up into
2719 * compute_mode_changes (or above), check the actual pfit state and
2720 * whether the platform allows pfit disable with pipe active, and only
2721 * then update the pipesrc and pfit state, even on the flip path.
2722 */
2723 if (i915.fastboot) {
2724 const struct drm_display_mode *adjusted_mode =
2725 &intel_crtc->config.adjusted_mode;
2726
2727 I915_WRITE(PIPESRC(intel_crtc->pipe),
2728 ((adjusted_mode->crtc_hdisplay - 1) << 16) |
2729 (adjusted_mode->crtc_vdisplay - 1));
2730 if (!intel_crtc->config.pch_pfit.enabled &&
2731 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) ||
2732 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
2733 I915_WRITE(PF_CTL(intel_crtc->pipe), 0);
2734 I915_WRITE(PF_WIN_POS(intel_crtc->pipe), 0);
2735 I915_WRITE(PF_WIN_SZ(intel_crtc->pipe), 0);
2736 }
2737 intel_crtc->config.pipe_src_w = adjusted_mode->crtc_hdisplay;
2738 intel_crtc->config.pipe_src_h = adjusted_mode->crtc_vdisplay;
2739 }
2740
2741 dev_priv->display.update_primary_plane(crtc, fb, x, y);
2742
2743 if (intel_crtc->active)
2744 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_PRIMARY(pipe));
2745
2746 crtc->primary->fb = fb;
2747 crtc->x = x;
2748 crtc->y = y;
2749
2750 if (old_fb) {
2751 if (intel_crtc->active && old_fb != fb)
2752 intel_wait_for_vblank(dev, intel_crtc->pipe);
2753 mutex_lock(&dev->struct_mutex);
2754 intel_unpin_fb_obj(old_obj);
2755 mutex_unlock(&dev->struct_mutex);
2756 }
2757
2758 mutex_lock(&dev->struct_mutex);
2759 intel_update_fbc(dev);
2760 mutex_unlock(&dev->struct_mutex);
2761
2762 return 0;
2763 }
2764
2765 static void intel_fdi_normal_train(struct drm_crtc *crtc)
2766 {
2767 struct drm_device *dev = crtc->dev;
2768 struct drm_i915_private *dev_priv = dev->dev_private;
2769 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2770 int pipe = intel_crtc->pipe;
2771 u32 reg, temp;
2772
2773 /* enable normal train */
2774 reg = FDI_TX_CTL(pipe);
2775 temp = I915_READ(reg);
2776 if (IS_IVYBRIDGE(dev)) {
2777 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2778 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
2779 } else {
2780 temp &= ~FDI_LINK_TRAIN_NONE;
2781 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
2782 }
2783 I915_WRITE(reg, temp);
2784
2785 reg = FDI_RX_CTL(pipe);
2786 temp = I915_READ(reg);
2787 if (HAS_PCH_CPT(dev)) {
2788 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2789 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2790 } else {
2791 temp &= ~FDI_LINK_TRAIN_NONE;
2792 temp |= FDI_LINK_TRAIN_NONE;
2793 }
2794 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2795
2796 /* wait one idle pattern time */
2797 POSTING_READ(reg);
2798 udelay(1000);
2799
2800 /* IVB wants error correction enabled */
2801 if (IS_IVYBRIDGE(dev))
2802 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2803 FDI_FE_ERRC_ENABLE);
2804 }
2805
2806 static bool pipe_has_enabled_pch(struct intel_crtc *crtc)
2807 {
2808 return crtc->base.enabled && crtc->active &&
2809 crtc->config.has_pch_encoder;
2810 }
2811
2812 static void ivb_modeset_global_resources(struct drm_device *dev)
2813 {
2814 struct drm_i915_private *dev_priv = dev->dev_private;
2815 struct intel_crtc *pipe_B_crtc =
2816 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
2817 struct intel_crtc *pipe_C_crtc =
2818 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]);
2819 uint32_t temp;
2820
2821 /*
2822 * When everything is off disable fdi C so that we could enable fdi B
2823 * with all lanes. Note that we don't care about enabled pipes without
2824 * an enabled pch encoder.
2825 */
2826 if (!pipe_has_enabled_pch(pipe_B_crtc) &&
2827 !pipe_has_enabled_pch(pipe_C_crtc)) {
2828 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
2829 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
2830
2831 temp = I915_READ(SOUTH_CHICKEN1);
2832 temp &= ~FDI_BC_BIFURCATION_SELECT;
2833 DRM_DEBUG_KMS("disabling fdi C rx\n");
2834 I915_WRITE(SOUTH_CHICKEN1, temp);
2835 }
2836 }
2837
2838 /* The FDI link training functions for ILK/Ibexpeak. */
2839 static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2840 {
2841 struct drm_device *dev = crtc->dev;
2842 struct drm_i915_private *dev_priv = dev->dev_private;
2843 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2844 int pipe = intel_crtc->pipe;
2845 u32 reg, temp, tries;
2846
2847 /* FDI needs bits from pipe first */
2848 assert_pipe_enabled(dev_priv, pipe);
2849
2850 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2851 for train result */
2852 reg = FDI_RX_IMR(pipe);
2853 temp = I915_READ(reg);
2854 temp &= ~FDI_RX_SYMBOL_LOCK;
2855 temp &= ~FDI_RX_BIT_LOCK;
2856 I915_WRITE(reg, temp);
2857 I915_READ(reg);
2858 udelay(150);
2859
2860 /* enable CPU FDI TX and PCH FDI RX */
2861 reg = FDI_TX_CTL(pipe);
2862 temp = I915_READ(reg);
2863 temp &= ~FDI_DP_PORT_WIDTH_MASK;
2864 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
2865 temp &= ~FDI_LINK_TRAIN_NONE;
2866 temp |= FDI_LINK_TRAIN_PATTERN_1;
2867 I915_WRITE(reg, temp | FDI_TX_ENABLE);
2868
2869 reg = FDI_RX_CTL(pipe);
2870 temp = I915_READ(reg);
2871 temp &= ~FDI_LINK_TRAIN_NONE;
2872 temp |= FDI_LINK_TRAIN_PATTERN_1;
2873 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2874
2875 POSTING_READ(reg);
2876 udelay(150);
2877
2878 /* Ironlake workaround, enable clock pointer after FDI enable*/
2879 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2880 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2881 FDI_RX_PHASE_SYNC_POINTER_EN);
2882
2883 reg = FDI_RX_IIR(pipe);
2884 for (tries = 0; tries < 5; tries++) {
2885 temp = I915_READ(reg);
2886 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2887
2888 if ((temp & FDI_RX_BIT_LOCK)) {
2889 DRM_DEBUG_KMS("FDI train 1 done.\n");
2890 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2891 break;
2892 }
2893 }
2894 if (tries == 5)
2895 DRM_ERROR("FDI train 1 fail!\n");
2896
2897 /* Train 2 */
2898 reg = FDI_TX_CTL(pipe);
2899 temp = I915_READ(reg);
2900 temp &= ~FDI_LINK_TRAIN_NONE;
2901 temp |= FDI_LINK_TRAIN_PATTERN_2;
2902 I915_WRITE(reg, temp);
2903
2904 reg = FDI_RX_CTL(pipe);
2905 temp = I915_READ(reg);
2906 temp &= ~FDI_LINK_TRAIN_NONE;
2907 temp |= FDI_LINK_TRAIN_PATTERN_2;
2908 I915_WRITE(reg, temp);
2909
2910 POSTING_READ(reg);
2911 udelay(150);
2912
2913 reg = FDI_RX_IIR(pipe);
2914 for (tries = 0; tries < 5; tries++) {
2915 temp = I915_READ(reg);
2916 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2917
2918 if (temp & FDI_RX_SYMBOL_LOCK) {
2919 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2920 DRM_DEBUG_KMS("FDI train 2 done.\n");
2921 break;
2922 }
2923 }
2924 if (tries == 5)
2925 DRM_ERROR("FDI train 2 fail!\n");
2926
2927 DRM_DEBUG_KMS("FDI train done\n");
2928
2929 }
2930
2931 static const int snb_b_fdi_train_param[] = {
2932 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2933 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2934 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2935 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2936 };
2937
2938 /* The FDI link training functions for SNB/Cougarpoint. */
2939 static void gen6_fdi_link_train(struct drm_crtc *crtc)
2940 {
2941 struct drm_device *dev = crtc->dev;
2942 struct drm_i915_private *dev_priv = dev->dev_private;
2943 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2944 int pipe = intel_crtc->pipe;
2945 u32 reg, temp, i, retry;
2946
2947 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2948 for train result */
2949 reg = FDI_RX_IMR(pipe);
2950 temp = I915_READ(reg);
2951 temp &= ~FDI_RX_SYMBOL_LOCK;
2952 temp &= ~FDI_RX_BIT_LOCK;
2953 I915_WRITE(reg, temp);
2954
2955 POSTING_READ(reg);
2956 udelay(150);
2957
2958 /* enable CPU FDI TX and PCH FDI RX */
2959 reg = FDI_TX_CTL(pipe);
2960 temp = I915_READ(reg);
2961 temp &= ~FDI_DP_PORT_WIDTH_MASK;
2962 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
2963 temp &= ~FDI_LINK_TRAIN_NONE;
2964 temp |= FDI_LINK_TRAIN_PATTERN_1;
2965 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2966 /* SNB-B */
2967 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2968 I915_WRITE(reg, temp | FDI_TX_ENABLE);
2969
2970 I915_WRITE(FDI_RX_MISC(pipe),
2971 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
2972
2973 reg = FDI_RX_CTL(pipe);
2974 temp = I915_READ(reg);
2975 if (HAS_PCH_CPT(dev)) {
2976 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2977 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2978 } else {
2979 temp &= ~FDI_LINK_TRAIN_NONE;
2980 temp |= FDI_LINK_TRAIN_PATTERN_1;
2981 }
2982 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2983
2984 POSTING_READ(reg);
2985 udelay(150);
2986
2987 for (i = 0; i < 4; i++) {
2988 reg = FDI_TX_CTL(pipe);
2989 temp = I915_READ(reg);
2990 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2991 temp |= snb_b_fdi_train_param[i];
2992 I915_WRITE(reg, temp);
2993
2994 POSTING_READ(reg);
2995 udelay(500);
2996
2997 for (retry = 0; retry < 5; retry++) {
2998 reg = FDI_RX_IIR(pipe);
2999 temp = I915_READ(reg);
3000 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3001 if (temp & FDI_RX_BIT_LOCK) {
3002 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3003 DRM_DEBUG_KMS("FDI train 1 done.\n");
3004 break;
3005 }
3006 udelay(50);
3007 }
3008 if (retry < 5)
3009 break;
3010 }
3011 if (i == 4)
3012 DRM_ERROR("FDI train 1 fail!\n");
3013
3014 /* Train 2 */
3015 reg = FDI_TX_CTL(pipe);
3016 temp = I915_READ(reg);
3017 temp &= ~FDI_LINK_TRAIN_NONE;
3018 temp |= FDI_LINK_TRAIN_PATTERN_2;
3019 if (IS_GEN6(dev)) {
3020 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3021 /* SNB-B */
3022 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
3023 }
3024 I915_WRITE(reg, temp);
3025
3026 reg = FDI_RX_CTL(pipe);
3027 temp = I915_READ(reg);
3028 if (HAS_PCH_CPT(dev)) {
3029 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3030 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
3031 } else {
3032 temp &= ~FDI_LINK_TRAIN_NONE;
3033 temp |= FDI_LINK_TRAIN_PATTERN_2;
3034 }
3035 I915_WRITE(reg, temp);
3036
3037 POSTING_READ(reg);
3038 udelay(150);
3039
3040 for (i = 0; i < 4; i++) {
3041 reg = FDI_TX_CTL(pipe);
3042 temp = I915_READ(reg);
3043 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3044 temp |= snb_b_fdi_train_param[i];
3045 I915_WRITE(reg, temp);
3046
3047 POSTING_READ(reg);
3048 udelay(500);
3049
3050 for (retry = 0; retry < 5; retry++) {
3051 reg = FDI_RX_IIR(pipe);
3052 temp = I915_READ(reg);
3053 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3054 if (temp & FDI_RX_SYMBOL_LOCK) {
3055 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3056 DRM_DEBUG_KMS("FDI train 2 done.\n");
3057 break;
3058 }
3059 udelay(50);
3060 }
3061 if (retry < 5)
3062 break;
3063 }
3064 if (i == 4)
3065 DRM_ERROR("FDI train 2 fail!\n");
3066
3067 DRM_DEBUG_KMS("FDI train done.\n");
3068 }
3069
3070 /* Manual link training for Ivy Bridge A0 parts */
3071 static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
3072 {
3073 struct drm_device *dev = crtc->dev;
3074 struct drm_i915_private *dev_priv = dev->dev_private;
3075 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3076 int pipe = intel_crtc->pipe;
3077 u32 reg, temp, i, j;
3078
3079 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3080 for train result */
3081 reg = FDI_RX_IMR(pipe);
3082 temp = I915_READ(reg);
3083 temp &= ~FDI_RX_SYMBOL_LOCK;
3084 temp &= ~FDI_RX_BIT_LOCK;
3085 I915_WRITE(reg, temp);
3086
3087 POSTING_READ(reg);
3088 udelay(150);
3089
3090 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
3091 I915_READ(FDI_RX_IIR(pipe)));
3092
3093 /* Try each vswing and preemphasis setting twice before moving on */
3094 for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) {
3095 /* disable first in case we need to retry */
3096 reg = FDI_TX_CTL(pipe);
3097 temp = I915_READ(reg);
3098 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
3099 temp &= ~FDI_TX_ENABLE;
3100 I915_WRITE(reg, temp);
3101
3102 reg = FDI_RX_CTL(pipe);
3103 temp = I915_READ(reg);
3104 temp &= ~FDI_LINK_TRAIN_AUTO;
3105 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3106 temp &= ~FDI_RX_ENABLE;
3107 I915_WRITE(reg, temp);
3108
3109 /* enable CPU FDI TX and PCH FDI RX */
3110 reg = FDI_TX_CTL(pipe);
3111 temp = I915_READ(reg);
3112 temp &= ~FDI_DP_PORT_WIDTH_MASK;
3113 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
3114 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
3115 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3116 temp |= snb_b_fdi_train_param[j/2];
3117 temp |= FDI_COMPOSITE_SYNC;
3118 I915_WRITE(reg, temp | FDI_TX_ENABLE);
3119
3120 I915_WRITE(FDI_RX_MISC(pipe),
3121 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
3122
3123 reg = FDI_RX_CTL(pipe);
3124 temp = I915_READ(reg);
3125 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3126 temp |= FDI_COMPOSITE_SYNC;
3127 I915_WRITE(reg, temp | FDI_RX_ENABLE);
3128
3129 POSTING_READ(reg);
3130 udelay(1); /* should be 0.5us */
3131
3132 for (i = 0; i < 4; i++) {
3133 reg = FDI_RX_IIR(pipe);
3134 temp = I915_READ(reg);
3135 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3136
3137 if (temp & FDI_RX_BIT_LOCK ||
3138 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
3139 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3140 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n",
3141 i);
3142 break;
3143 }
3144 udelay(1); /* should be 0.5us */
3145 }
3146 if (i == 4) {
3147 DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2);
3148 continue;
3149 }
3150
3151 /* Train 2 */
3152 reg = FDI_TX_CTL(pipe);
3153 temp = I915_READ(reg);
3154 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
3155 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
3156 I915_WRITE(reg, temp);
3157
3158 reg = FDI_RX_CTL(pipe);
3159 temp = I915_READ(reg);
3160 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3161 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
3162 I915_WRITE(reg, temp);
3163
3164 POSTING_READ(reg);
3165 udelay(2); /* should be 1.5us */
3166
3167 for (i = 0; i < 4; i++) {
3168 reg = FDI_RX_IIR(pipe);
3169 temp = I915_READ(reg);
3170 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3171
3172 if (temp & FDI_RX_SYMBOL_LOCK ||
3173 (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) {
3174 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3175 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n",
3176 i);
3177 goto train_done;
3178 }
3179 udelay(2); /* should be 1.5us */
3180 }
3181 if (i == 4)
3182 DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2);
3183 }
3184
3185 train_done:
3186 DRM_DEBUG_KMS("FDI train done.\n");
3187 }
3188
3189 static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
3190 {
3191 struct drm_device *dev = intel_crtc->base.dev;
3192 struct drm_i915_private *dev_priv = dev->dev_private;
3193 int pipe = intel_crtc->pipe;
3194 u32 reg, temp;
3195
3196
3197 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
3198 reg = FDI_RX_CTL(pipe);
3199 temp = I915_READ(reg);
3200 temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16));
3201 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
3202 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
3203 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
3204
3205 POSTING_READ(reg);
3206 udelay(200);
3207
3208 /* Switch from Rawclk to PCDclk */
3209 temp = I915_READ(reg);
3210 I915_WRITE(reg, temp | FDI_PCDCLK);
3211
3212 POSTING_READ(reg);
3213 udelay(200);
3214
3215 /* Enable CPU FDI TX PLL, always on for Ironlake */
3216 reg = FDI_TX_CTL(pipe);
3217 temp = I915_READ(reg);
3218 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
3219 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
3220
3221 POSTING_READ(reg);
3222 udelay(100);
3223 }
3224 }
3225
3226 static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
3227 {
3228 struct drm_device *dev = intel_crtc->base.dev;
3229 struct drm_i915_private *dev_priv = dev->dev_private;
3230 int pipe = intel_crtc->pipe;
3231 u32 reg, temp;
3232
3233 /* Switch from PCDclk to Rawclk */
3234 reg = FDI_RX_CTL(pipe);
3235 temp = I915_READ(reg);
3236 I915_WRITE(reg, temp & ~FDI_PCDCLK);
3237
3238 /* Disable CPU FDI TX PLL */
3239 reg = FDI_TX_CTL(pipe);
3240 temp = I915_READ(reg);
3241 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
3242
3243 POSTING_READ(reg);
3244 udelay(100);
3245
3246 reg = FDI_RX_CTL(pipe);
3247 temp = I915_READ(reg);
3248 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
3249
3250 /* Wait for the clocks to turn off. */
3251 POSTING_READ(reg);
3252 udelay(100);
3253 }
3254
3255 static void ironlake_fdi_disable(struct drm_crtc *crtc)
3256 {
3257 struct drm_device *dev = crtc->dev;
3258 struct drm_i915_private *dev_priv = dev->dev_private;
3259 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3260 int pipe = intel_crtc->pipe;
3261 u32 reg, temp;
3262
3263 /* disable CPU FDI tx and PCH FDI rx */
3264 reg = FDI_TX_CTL(pipe);
3265 temp = I915_READ(reg);
3266 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
3267 POSTING_READ(reg);
3268
3269 reg = FDI_RX_CTL(pipe);
3270 temp = I915_READ(reg);
3271 temp &= ~(0x7 << 16);
3272 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
3273 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
3274
3275 POSTING_READ(reg);
3276 udelay(100);
3277
3278 /* Ironlake workaround, disable clock pointer after downing FDI */
3279 if (HAS_PCH_IBX(dev))
3280 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
3281
3282 /* still set train pattern 1 */
3283 reg = FDI_TX_CTL(pipe);
3284 temp = I915_READ(reg);
3285 temp &= ~FDI_LINK_TRAIN_NONE;
3286 temp |= FDI_LINK_TRAIN_PATTERN_1;
3287 I915_WRITE(reg, temp);
3288
3289 reg = FDI_RX_CTL(pipe);
3290 temp = I915_READ(reg);
3291 if (HAS_PCH_CPT(dev)) {
3292 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3293 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3294 } else {
3295 temp &= ~FDI_LINK_TRAIN_NONE;
3296 temp |= FDI_LINK_TRAIN_PATTERN_1;
3297 }
3298 /* BPC in FDI rx is consistent with that in PIPECONF */
3299 temp &= ~(0x07 << 16);
3300 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
3301 I915_WRITE(reg, temp);
3302
3303 POSTING_READ(reg);
3304 udelay(100);
3305 }
3306
3307 bool intel_has_pending_fb_unpin(struct drm_device *dev)
3308 {
3309 struct intel_crtc *crtc;
3310
3311 /* Note that we don't need to be called with mode_config.lock here
3312 * as our list of CRTC objects is static for the lifetime of the
3313 * device and so cannot disappear as we iterate. Similarly, we can
3314 * happily treat the predicates as racy, atomic checks as userspace
3315 * cannot claim and pin a new fb without at least acquring the
3316 * struct_mutex and so serialising with us.
3317 */
3318 for_each_intel_crtc(dev, crtc) {
3319 if (atomic_read(&crtc->unpin_work_count) == 0)
3320 continue;
3321
3322 if (crtc->unpin_work)
3323 intel_wait_for_vblank(dev, crtc->pipe);
3324
3325 return true;
3326 }
3327
3328 return false;
3329 }
3330
3331 void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
3332 {
3333 struct drm_device *dev = crtc->dev;
3334 struct drm_i915_private *dev_priv = dev->dev_private;
3335
3336 if (crtc->primary->fb == NULL)
3337 return;
3338
3339 WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue));
3340
3341 WARN_ON(wait_event_timeout(dev_priv->pending_flip_queue,
3342 !intel_crtc_has_pending_flip(crtc),
3343 60*HZ) == 0);
3344
3345 mutex_lock(&dev->struct_mutex);
3346 intel_finish_fb(crtc->primary->fb);
3347 mutex_unlock(&dev->struct_mutex);
3348 }
3349
3350 /* Program iCLKIP clock to the desired frequency */
3351 static void lpt_program_iclkip(struct drm_crtc *crtc)
3352 {
3353 struct drm_device *dev = crtc->dev;
3354 struct drm_i915_private *dev_priv = dev->dev_private;
3355 int clock = to_intel_crtc(crtc)->config.adjusted_mode.crtc_clock;
3356 u32 divsel, phaseinc, auxdiv, phasedir = 0;
3357 u32 temp;
3358
3359 mutex_lock(&dev_priv->dpio_lock);
3360
3361 /* It is necessary to ungate the pixclk gate prior to programming
3362 * the divisors, and gate it back when it is done.
3363 */
3364 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
3365
3366 /* Disable SSCCTL */
3367 intel_sbi_write(dev_priv, SBI_SSCCTL6,
3368 intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) |
3369 SBI_SSCCTL_DISABLE,
3370 SBI_ICLK);
3371
3372 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
3373 if (clock == 20000) {
3374 auxdiv = 1;
3375 divsel = 0x41;
3376 phaseinc = 0x20;
3377 } else {
3378 /* The iCLK virtual clock root frequency is in MHz,
3379 * but the adjusted_mode->crtc_clock in in KHz. To get the
3380 * divisors, it is necessary to divide one by another, so we
3381 * convert the virtual clock precision to KHz here for higher
3382 * precision.
3383 */
3384 u32 iclk_virtual_root_freq = 172800 * 1000;
3385 u32 iclk_pi_range = 64;
3386 u32 desired_divisor, msb_divisor_value, pi_value;
3387
3388 desired_divisor = (iclk_virtual_root_freq / clock);
3389 msb_divisor_value = desired_divisor / iclk_pi_range;
3390 pi_value = desired_divisor % iclk_pi_range;
3391
3392 auxdiv = 0;
3393 divsel = msb_divisor_value - 2;
3394 phaseinc = pi_value;
3395 }
3396
3397 /* This should not happen with any sane values */
3398 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
3399 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
3400 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
3401 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
3402
3403 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
3404 clock,
3405 auxdiv,
3406 divsel,
3407 phasedir,
3408 phaseinc);
3409
3410 /* Program SSCDIVINTPHASE6 */
3411 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK);
3412 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
3413 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
3414 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
3415 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
3416 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
3417 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
3418 intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK);
3419
3420 /* Program SSCAUXDIV */
3421 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK);
3422 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
3423 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
3424 intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK);
3425
3426 /* Enable modulator and associated divider */
3427 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK);
3428 temp &= ~SBI_SSCCTL_DISABLE;
3429 intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK);
3430
3431 /* Wait for initialization time */
3432 udelay(24);
3433
3434 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
3435
3436 mutex_unlock(&dev_priv->dpio_lock);
3437 }
3438
3439 static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc,
3440 enum pipe pch_transcoder)
3441 {
3442 struct drm_device *dev = crtc->base.dev;
3443 struct drm_i915_private *dev_priv = dev->dev_private;
3444 enum transcoder cpu_transcoder = crtc->config.cpu_transcoder;
3445
3446 I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder),
3447 I915_READ(HTOTAL(cpu_transcoder)));
3448 I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder),
3449 I915_READ(HBLANK(cpu_transcoder)));
3450 I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder),
3451 I915_READ(HSYNC(cpu_transcoder)));
3452
3453 I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder),
3454 I915_READ(VTOTAL(cpu_transcoder)));
3455 I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder),
3456 I915_READ(VBLANK(cpu_transcoder)));
3457 I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder),
3458 I915_READ(VSYNC(cpu_transcoder)));
3459 I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder),
3460 I915_READ(VSYNCSHIFT(cpu_transcoder)));
3461 }
3462
3463 static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev)
3464 {
3465 struct drm_i915_private *dev_priv = dev->dev_private;
3466 uint32_t temp;
3467
3468 temp = I915_READ(SOUTH_CHICKEN1);
3469 if (temp & FDI_BC_BIFURCATION_SELECT)
3470 return;
3471
3472 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
3473 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
3474
3475 temp |= FDI_BC_BIFURCATION_SELECT;
3476 DRM_DEBUG_KMS("enabling fdi C rx\n");
3477 I915_WRITE(SOUTH_CHICKEN1, temp);
3478 POSTING_READ(SOUTH_CHICKEN1);
3479 }
3480
3481 static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc)
3482 {
3483 struct drm_device *dev = intel_crtc->base.dev;
3484 struct drm_i915_private *dev_priv = dev->dev_private;
3485
3486 switch (intel_crtc->pipe) {
3487 case PIPE_A:
3488 break;
3489 case PIPE_B:
3490 if (intel_crtc->config.fdi_lanes > 2)
3491 WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT);
3492 else
3493 cpt_enable_fdi_bc_bifurcation(dev);
3494
3495 break;
3496 case PIPE_C:
3497 cpt_enable_fdi_bc_bifurcation(dev);
3498
3499 break;
3500 default:
3501 BUG();
3502 }
3503 }
3504
3505 /*
3506 * Enable PCH resources required for PCH ports:
3507 * - PCH PLLs
3508 * - FDI training & RX/TX
3509 * - update transcoder timings
3510 * - DP transcoding bits
3511 * - transcoder
3512 */
3513 static void ironlake_pch_enable(struct drm_crtc *crtc)
3514 {
3515 struct drm_device *dev = crtc->dev;
3516 struct drm_i915_private *dev_priv = dev->dev_private;
3517 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3518 int pipe = intel_crtc->pipe;
3519 u32 reg, temp;
3520
3521 assert_pch_transcoder_disabled(dev_priv, pipe);
3522
3523 if (IS_IVYBRIDGE(dev))
3524 ivybridge_update_fdi_bc_bifurcation(intel_crtc);
3525
3526 /* Write the TU size bits before fdi link training, so that error
3527 * detection works. */
3528 I915_WRITE(FDI_RX_TUSIZE1(pipe),
3529 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
3530
3531 /* For PCH output, training FDI link */
3532 dev_priv->display.fdi_link_train(crtc);
3533
3534 /* We need to program the right clock selection before writing the pixel
3535 * mutliplier into the DPLL. */
3536 if (HAS_PCH_CPT(dev)) {
3537 u32 sel;
3538
3539 temp = I915_READ(PCH_DPLL_SEL);
3540 temp |= TRANS_DPLL_ENABLE(pipe);
3541 sel = TRANS_DPLLB_SEL(pipe);
3542 if (intel_crtc->config.shared_dpll == DPLL_ID_PCH_PLL_B)
3543 temp |= sel;
3544 else
3545 temp &= ~sel;
3546 I915_WRITE(PCH_DPLL_SEL, temp);
3547 }
3548
3549 /* XXX: pch pll's can be enabled any time before we enable the PCH
3550 * transcoder, and we actually should do this to not upset any PCH
3551 * transcoder that already use the clock when we share it.
3552 *
3553 * Note that enable_shared_dpll tries to do the right thing, but
3554 * get_shared_dpll unconditionally resets the pll - we need that to have
3555 * the right LVDS enable sequence. */
3556 intel_enable_shared_dpll(intel_crtc);
3557
3558 /* set transcoder timing, panel must allow it */
3559 assert_panel_unlocked(dev_priv, pipe);
3560 ironlake_pch_transcoder_set_timings(intel_crtc, pipe);
3561
3562 intel_fdi_normal_train(crtc);
3563
3564 /* For PCH DP, enable TRANS_DP_CTL */
3565 if (HAS_PCH_CPT(dev) &&
3566 (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
3567 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
3568 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5;
3569 reg = TRANS_DP_CTL(pipe);
3570 temp = I915_READ(reg);
3571 temp &= ~(TRANS_DP_PORT_SEL_MASK |
3572 TRANS_DP_SYNC_MASK |
3573 TRANS_DP_BPC_MASK);
3574 temp |= (TRANS_DP_OUTPUT_ENABLE |
3575 TRANS_DP_ENH_FRAMING);
3576 temp |= bpc << 9; /* same format but at 11:9 */
3577
3578 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
3579 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
3580 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
3581 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
3582
3583 switch (intel_trans_dp_port_sel(crtc)) {
3584 case PCH_DP_B:
3585 temp |= TRANS_DP_PORT_SEL_B;
3586 break;
3587 case PCH_DP_C:
3588 temp |= TRANS_DP_PORT_SEL_C;
3589 break;
3590 case PCH_DP_D:
3591 temp |= TRANS_DP_PORT_SEL_D;
3592 break;
3593 default:
3594 BUG();
3595 }
3596
3597 I915_WRITE(reg, temp);
3598 }
3599
3600 ironlake_enable_pch_transcoder(dev_priv, pipe);
3601 }
3602
3603 static void lpt_pch_enable(struct drm_crtc *crtc)
3604 {
3605 struct drm_device *dev = crtc->dev;
3606 struct drm_i915_private *dev_priv = dev->dev_private;
3607 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3608 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
3609
3610 assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A);
3611
3612 lpt_program_iclkip(crtc);
3613
3614 /* Set transcoder timing. */
3615 ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A);
3616
3617 lpt_enable_pch_transcoder(dev_priv, cpu_transcoder);
3618 }
3619
3620 static void intel_put_shared_dpll(struct intel_crtc *crtc)
3621 {
3622 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
3623
3624 if (pll == NULL)
3625 return;
3626
3627 if (pll->refcount == 0) {
3628 WARN(1, "bad %s refcount\n", pll->name);
3629 return;
3630 }
3631
3632 if (--pll->refcount == 0) {
3633 WARN_ON(pll->on);
3634 WARN_ON(pll->active);
3635 }
3636
3637 crtc->config.shared_dpll = DPLL_ID_PRIVATE;
3638 }
3639
3640 static struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc)
3641 {
3642 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
3643 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
3644 enum intel_dpll_id i;
3645
3646 if (pll) {
3647 DRM_DEBUG_KMS("CRTC:%d dropping existing %s\n",
3648 crtc->base.base.id, pll->name);
3649 intel_put_shared_dpll(crtc);
3650 }
3651
3652 if (HAS_PCH_IBX(dev_priv->dev)) {
3653 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
3654 i = (enum intel_dpll_id) crtc->pipe;
3655 pll = &dev_priv->shared_dplls[i];
3656
3657 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
3658 crtc->base.base.id, pll->name);
3659
3660 WARN_ON(pll->refcount);
3661
3662 goto found;
3663 }
3664
3665 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3666 pll = &dev_priv->shared_dplls[i];
3667
3668 /* Only want to check enabled timings first */
3669 if (pll->refcount == 0)
3670 continue;
3671
3672 if (memcmp(&crtc->config.dpll_hw_state, &pll->hw_state,
3673 sizeof(pll->hw_state)) == 0) {
3674 DRM_DEBUG_KMS("CRTC:%d sharing existing %s (refcount %d, ative %d)\n",
3675 crtc->base.base.id,
3676 pll->name, pll->refcount, pll->active);
3677
3678 goto found;
3679 }
3680 }
3681
3682 /* Ok no matching timings, maybe there's a free one? */
3683 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3684 pll = &dev_priv->shared_dplls[i];
3685 if (pll->refcount == 0) {
3686 DRM_DEBUG_KMS("CRTC:%d allocated %s\n",
3687 crtc->base.base.id, pll->name);
3688 goto found;
3689 }
3690 }
3691
3692 return NULL;
3693
3694 found:
3695 if (pll->refcount == 0)
3696 pll->hw_state = crtc->config.dpll_hw_state;
3697
3698 crtc->config.shared_dpll = i;
3699 DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name,
3700 pipe_name(crtc->pipe));
3701
3702 pll->refcount++;
3703
3704 return pll;
3705 }
3706
3707 static void cpt_verify_modeset(struct drm_device *dev, int pipe)
3708 {
3709 struct drm_i915_private *dev_priv = dev->dev_private;
3710 int dslreg = PIPEDSL(pipe);
3711 u32 temp;
3712
3713 temp = I915_READ(dslreg);
3714 udelay(500);
3715 if (wait_for(I915_READ(dslreg) != temp, 5)) {
3716 if (wait_for(I915_READ(dslreg) != temp, 5))
3717 DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe));
3718 }
3719 }
3720
3721 static void ironlake_pfit_enable(struct intel_crtc *crtc)
3722 {
3723 struct drm_device *dev = crtc->base.dev;
3724 struct drm_i915_private *dev_priv = dev->dev_private;
3725 int pipe = crtc->pipe;
3726
3727 if (crtc->config.pch_pfit.enabled) {
3728 /* Force use of hard-coded filter coefficients
3729 * as some pre-programmed values are broken,
3730 * e.g. x201.
3731 */
3732 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
3733 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
3734 PF_PIPE_SEL_IVB(pipe));
3735 else
3736 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
3737 I915_WRITE(PF_WIN_POS(pipe), crtc->config.pch_pfit.pos);
3738 I915_WRITE(PF_WIN_SZ(pipe), crtc->config.pch_pfit.size);
3739 }
3740 }
3741
3742 static void intel_enable_planes(struct drm_crtc *crtc)
3743 {
3744 struct drm_device *dev = crtc->dev;
3745 enum pipe pipe = to_intel_crtc(crtc)->pipe;
3746 struct drm_plane *plane;
3747 struct intel_plane *intel_plane;
3748
3749 drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) {
3750 intel_plane = to_intel_plane(plane);
3751 if (intel_plane->pipe == pipe)
3752 intel_plane_restore(&intel_plane->base);
3753 }
3754 }
3755
3756 static void intel_disable_planes(struct drm_crtc *crtc)
3757 {
3758 struct drm_device *dev = crtc->dev;
3759 enum pipe pipe = to_intel_crtc(crtc)->pipe;
3760 struct drm_plane *plane;
3761 struct intel_plane *intel_plane;
3762
3763 drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) {
3764 intel_plane = to_intel_plane(plane);
3765 if (intel_plane->pipe == pipe)
3766 intel_plane_disable(&intel_plane->base);
3767 }
3768 }
3769
3770 void hsw_enable_ips(struct intel_crtc *crtc)
3771 {
3772 struct drm_device *dev = crtc->base.dev;
3773 struct drm_i915_private *dev_priv = dev->dev_private;
3774
3775 if (!crtc->config.ips_enabled)
3776 return;
3777
3778 /* We can only enable IPS after we enable a plane and wait for a vblank */
3779 intel_wait_for_vblank(dev, crtc->pipe);
3780
3781 assert_plane_enabled(dev_priv, crtc->plane);
3782 if (IS_BROADWELL(dev)) {
3783 mutex_lock(&dev_priv->rps.hw_lock);
3784 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000));
3785 mutex_unlock(&dev_priv->rps.hw_lock);
3786 /* Quoting Art Runyan: "its not safe to expect any particular
3787 * value in IPS_CTL bit 31 after enabling IPS through the
3788 * mailbox." Moreover, the mailbox may return a bogus state,
3789 * so we need to just enable it and continue on.
3790 */
3791 } else {
3792 I915_WRITE(IPS_CTL, IPS_ENABLE);
3793 /* The bit only becomes 1 in the next vblank, so this wait here
3794 * is essentially intel_wait_for_vblank. If we don't have this
3795 * and don't wait for vblanks until the end of crtc_enable, then
3796 * the HW state readout code will complain that the expected
3797 * IPS_CTL value is not the one we read. */
3798 if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50))
3799 DRM_ERROR("Timed out waiting for IPS enable\n");
3800 }
3801 }
3802
3803 void hsw_disable_ips(struct intel_crtc *crtc)
3804 {
3805 struct drm_device *dev = crtc->base.dev;
3806 struct drm_i915_private *dev_priv = dev->dev_private;
3807
3808 if (!crtc->config.ips_enabled)
3809 return;
3810
3811 assert_plane_enabled(dev_priv, crtc->plane);
3812 if (IS_BROADWELL(dev)) {
3813 mutex_lock(&dev_priv->rps.hw_lock);
3814 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0));
3815 mutex_unlock(&dev_priv->rps.hw_lock);
3816 /* wait for pcode to finish disabling IPS, which may take up to 42ms */
3817 if (wait_for((I915_READ(IPS_CTL) & IPS_ENABLE) == 0, 42))
3818 DRM_ERROR("Timed out waiting for IPS disable\n");
3819 } else {
3820 I915_WRITE(IPS_CTL, 0);
3821 POSTING_READ(IPS_CTL);
3822 }
3823
3824 /* We need to wait for a vblank before we can disable the plane. */
3825 intel_wait_for_vblank(dev, crtc->pipe);
3826 }
3827
3828 /** Loads the palette/gamma unit for the CRTC with the prepared values */
3829 static void intel_crtc_load_lut(struct drm_crtc *crtc)
3830 {
3831 struct drm_device *dev = crtc->dev;
3832 struct drm_i915_private *dev_priv = dev->dev_private;
3833 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3834 enum pipe pipe = intel_crtc->pipe;
3835 int palreg = PALETTE(pipe);
3836 int i;
3837 bool reenable_ips = false;
3838
3839 /* The clocks have to be on to load the palette. */
3840 if (!crtc->enabled || !intel_crtc->active)
3841 return;
3842
3843 if (!HAS_PCH_SPLIT(dev_priv->dev)) {
3844 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI))
3845 assert_dsi_pll_enabled(dev_priv);
3846 else
3847 assert_pll_enabled(dev_priv, pipe);
3848 }
3849
3850 /* use legacy palette for Ironlake */
3851 if (HAS_PCH_SPLIT(dev))
3852 palreg = LGC_PALETTE(pipe);
3853
3854 /* Workaround : Do not read or write the pipe palette/gamma data while
3855 * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.
3856 */
3857 if (IS_HASWELL(dev) && intel_crtc->config.ips_enabled &&
3858 ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) ==
3859 GAMMA_MODE_MODE_SPLIT)) {
3860 hsw_disable_ips(intel_crtc);
3861 reenable_ips = true;
3862 }
3863
3864 for (i = 0; i < 256; i++) {
3865 I915_WRITE(palreg + 4 * i,
3866 (intel_crtc->lut_r[i] << 16) |
3867 (intel_crtc->lut_g[i] << 8) |
3868 intel_crtc->lut_b[i]);
3869 }
3870
3871 if (reenable_ips)
3872 hsw_enable_ips(intel_crtc);
3873 }
3874
3875 static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3876 {
3877 if (!enable && intel_crtc->overlay) {
3878 struct drm_device *dev = intel_crtc->base.dev;
3879 struct drm_i915_private *dev_priv = dev->dev_private;
3880
3881 mutex_lock(&dev->struct_mutex);
3882 dev_priv->mm.interruptible = false;
3883 (void) intel_overlay_switch_off(intel_crtc->overlay);
3884 dev_priv->mm.interruptible = true;
3885 mutex_unlock(&dev->struct_mutex);
3886 }
3887
3888 /* Let userspace switch the overlay on again. In most cases userspace
3889 * has to recompute where to put it anyway.
3890 */
3891 }
3892
3893 static void intel_crtc_enable_planes(struct drm_crtc *crtc)
3894 {
3895 struct drm_device *dev = crtc->dev;
3896 struct drm_i915_private *dev_priv = dev->dev_private;
3897 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3898 int pipe = intel_crtc->pipe;
3899 int plane = intel_crtc->plane;
3900
3901 drm_vblank_on(dev, pipe);
3902
3903 intel_enable_primary_hw_plane(dev_priv, plane, pipe);
3904 intel_enable_planes(crtc);
3905 intel_crtc_update_cursor(crtc, true);
3906 intel_crtc_dpms_overlay(intel_crtc, true);
3907
3908 hsw_enable_ips(intel_crtc);
3909
3910 mutex_lock(&dev->struct_mutex);
3911 intel_update_fbc(dev);
3912 mutex_unlock(&dev->struct_mutex);
3913
3914 /*
3915 * FIXME: Once we grow proper nuclear flip support out of this we need
3916 * to compute the mask of flip planes precisely. For the time being
3917 * consider this a flip from a NULL plane.
3918 */
3919 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe));
3920 }
3921
3922 static void intel_crtc_disable_planes(struct drm_crtc *crtc)
3923 {
3924 struct drm_device *dev = crtc->dev;
3925 struct drm_i915_private *dev_priv = dev->dev_private;
3926 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3927 int pipe = intel_crtc->pipe;
3928 int plane = intel_crtc->plane;
3929
3930 intel_crtc_wait_for_pending_flips(crtc);
3931
3932 if (dev_priv->fbc.plane == plane)
3933 intel_disable_fbc(dev);
3934
3935 hsw_disable_ips(intel_crtc);
3936
3937 intel_crtc_dpms_overlay(intel_crtc, false);
3938 intel_crtc_update_cursor(crtc, false);
3939 intel_disable_planes(crtc);
3940 intel_disable_primary_hw_plane(dev_priv, plane, pipe);
3941
3942 /*
3943 * FIXME: Once we grow proper nuclear flip support out of this we need
3944 * to compute the mask of flip planes precisely. For the time being
3945 * consider this a flip to a NULL plane.
3946 */
3947 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe));
3948
3949 drm_vblank_off(dev, pipe);
3950 }
3951
3952 static void ironlake_crtc_enable(struct drm_crtc *crtc)
3953 {
3954 struct drm_device *dev = crtc->dev;
3955 struct drm_i915_private *dev_priv = dev->dev_private;
3956 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3957 struct intel_encoder *encoder;
3958 int pipe = intel_crtc->pipe;
3959 enum plane plane = intel_crtc->plane;
3960
3961 WARN_ON(!crtc->enabled);
3962
3963 if (intel_crtc->active)
3964 return;
3965
3966 if (intel_crtc->config.has_pch_encoder)
3967 intel_prepare_shared_dpll(intel_crtc);
3968
3969 if (intel_crtc->config.has_dp_encoder)
3970 intel_dp_set_m_n(intel_crtc);
3971
3972 intel_set_pipe_timings(intel_crtc);
3973
3974 if (intel_crtc->config.has_pch_encoder) {
3975 intel_cpu_transcoder_set_m_n(intel_crtc,
3976 &intel_crtc->config.fdi_m_n);
3977 }
3978
3979 ironlake_set_pipeconf(crtc);
3980
3981 /* Set up the display plane register */
3982 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE);
3983 POSTING_READ(DSPCNTR(plane));
3984
3985 dev_priv->display.update_primary_plane(crtc, crtc->primary->fb,
3986 crtc->x, crtc->y);
3987
3988 intel_crtc->active = true;
3989
3990 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
3991 intel_set_pch_fifo_underrun_reporting(dev, pipe, true);
3992
3993 for_each_encoder_on_crtc(dev, crtc, encoder)
3994 if (encoder->pre_enable)
3995 encoder->pre_enable(encoder);
3996
3997 if (intel_crtc->config.has_pch_encoder) {
3998 /* Note: FDI PLL enabling _must_ be done before we enable the
3999 * cpu pipes, hence this is separate from all the other fdi/pch
4000 * enabling. */
4001 ironlake_fdi_pll_enable(intel_crtc);
4002 } else {
4003 assert_fdi_tx_disabled(dev_priv, pipe);
4004 assert_fdi_rx_disabled(dev_priv, pipe);
4005 }
4006
4007 ironlake_pfit_enable(intel_crtc);
4008
4009 /*
4010 * On ILK+ LUT must be loaded before the pipe is running but with
4011 * clocks enabled
4012 */
4013 intel_crtc_load_lut(crtc);
4014
4015 intel_update_watermarks(crtc);
4016 intel_enable_pipe(intel_crtc);
4017
4018 if (intel_crtc->config.has_pch_encoder)
4019 ironlake_pch_enable(crtc);
4020
4021 for_each_encoder_on_crtc(dev, crtc, encoder)
4022 encoder->enable(encoder);
4023
4024 if (HAS_PCH_CPT(dev))
4025 cpt_verify_modeset(dev, intel_crtc->pipe);
4026
4027 intel_crtc_enable_planes(crtc);
4028 }
4029
4030 /* IPS only exists on ULT machines and is tied to pipe A. */
4031 static bool hsw_crtc_supports_ips(struct intel_crtc *crtc)
4032 {
4033 return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A;
4034 }
4035
4036 /*
4037 * This implements the workaround described in the "notes" section of the mode
4038 * set sequence documentation. When going from no pipes or single pipe to
4039 * multiple pipes, and planes are enabled after the pipe, we need to wait at
4040 * least 2 vblanks on the first pipe before enabling planes on the second pipe.
4041 */
4042 static void haswell_mode_set_planes_workaround(struct intel_crtc *crtc)
4043 {
4044 struct drm_device *dev = crtc->base.dev;
4045 struct intel_crtc *crtc_it, *other_active_crtc = NULL;
4046
4047 /* We want to get the other_active_crtc only if there's only 1 other
4048 * active crtc. */
4049 for_each_intel_crtc(dev, crtc_it) {
4050 if (!crtc_it->active || crtc_it == crtc)
4051 continue;
4052
4053 if (other_active_crtc)
4054 return;
4055
4056 other_active_crtc = crtc_it;
4057 }
4058 if (!other_active_crtc)
4059 return;
4060
4061 intel_wait_for_vblank(dev, other_active_crtc->pipe);
4062 intel_wait_for_vblank(dev, other_active_crtc->pipe);
4063 }
4064
4065 static void haswell_crtc_enable(struct drm_crtc *crtc)
4066 {
4067 struct drm_device *dev = crtc->dev;
4068 struct drm_i915_private *dev_priv = dev->dev_private;
4069 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4070 struct intel_encoder *encoder;
4071 int pipe = intel_crtc->pipe;
4072 enum plane plane = intel_crtc->plane;
4073
4074 WARN_ON(!crtc->enabled);
4075
4076 if (intel_crtc->active)
4077 return;
4078
4079 if (intel_crtc->config.has_dp_encoder)
4080 intel_dp_set_m_n(intel_crtc);
4081
4082 intel_set_pipe_timings(intel_crtc);
4083
4084 if (intel_crtc->config.has_pch_encoder) {
4085 intel_cpu_transcoder_set_m_n(intel_crtc,
4086 &intel_crtc->config.fdi_m_n);
4087 }
4088
4089 haswell_set_pipeconf(crtc);
4090
4091 intel_set_pipe_csc(crtc);
4092
4093 /* Set up the display plane register */
4094 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE | DISPPLANE_PIPE_CSC_ENABLE);
4095 POSTING_READ(DSPCNTR(plane));
4096
4097 dev_priv->display.update_primary_plane(crtc, crtc->primary->fb,
4098 crtc->x, crtc->y);
4099
4100 intel_crtc->active = true;
4101
4102 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
4103 for_each_encoder_on_crtc(dev, crtc, encoder)
4104 if (encoder->pre_enable)
4105 encoder->pre_enable(encoder);
4106
4107 if (intel_crtc->config.has_pch_encoder) {
4108 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true);
4109 dev_priv->display.fdi_link_train(crtc);
4110 }
4111
4112 intel_ddi_enable_pipe_clock(intel_crtc);
4113
4114 ironlake_pfit_enable(intel_crtc);
4115
4116 /*
4117 * On ILK+ LUT must be loaded before the pipe is running but with
4118 * clocks enabled
4119 */
4120 intel_crtc_load_lut(crtc);
4121
4122 intel_ddi_set_pipe_settings(crtc);
4123 intel_ddi_enable_transcoder_func(crtc);
4124
4125 intel_update_watermarks(crtc);
4126 intel_enable_pipe(intel_crtc);
4127
4128 if (intel_crtc->config.has_pch_encoder)
4129 lpt_pch_enable(crtc);
4130
4131 for_each_encoder_on_crtc(dev, crtc, encoder) {
4132 encoder->enable(encoder);
4133 intel_opregion_notify_encoder(encoder, true);
4134 }
4135
4136 /* If we change the relative order between pipe/planes enabling, we need
4137 * to change the workaround. */
4138 haswell_mode_set_planes_workaround(intel_crtc);
4139 intel_crtc_enable_planes(crtc);
4140 }
4141
4142 static void ironlake_pfit_disable(struct intel_crtc *crtc)
4143 {
4144 struct drm_device *dev = crtc->base.dev;
4145 struct drm_i915_private *dev_priv = dev->dev_private;
4146 int pipe = crtc->pipe;
4147
4148 /* To avoid upsetting the power well on haswell only disable the pfit if
4149 * it's in use. The hw state code will make sure we get this right. */
4150 if (crtc->config.pch_pfit.enabled) {
4151 I915_WRITE(PF_CTL(pipe), 0);
4152 I915_WRITE(PF_WIN_POS(pipe), 0);
4153 I915_WRITE(PF_WIN_SZ(pipe), 0);
4154 }
4155 }
4156
4157 static void ironlake_crtc_disable(struct drm_crtc *crtc)
4158 {
4159 struct drm_device *dev = crtc->dev;
4160 struct drm_i915_private *dev_priv = dev->dev_private;
4161 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4162 struct intel_encoder *encoder;
4163 int pipe = intel_crtc->pipe;
4164 u32 reg, temp;
4165
4166 if (!intel_crtc->active)
4167 return;
4168
4169 intel_crtc_disable_planes(crtc);
4170
4171 for_each_encoder_on_crtc(dev, crtc, encoder)
4172 encoder->disable(encoder);
4173
4174 if (intel_crtc->config.has_pch_encoder)
4175 intel_set_pch_fifo_underrun_reporting(dev, pipe, false);
4176
4177 intel_disable_pipe(dev_priv, pipe);
4178
4179 ironlake_pfit_disable(intel_crtc);
4180
4181 for_each_encoder_on_crtc(dev, crtc, encoder)
4182 if (encoder->post_disable)
4183 encoder->post_disable(encoder);
4184
4185 if (intel_crtc->config.has_pch_encoder) {
4186 ironlake_fdi_disable(crtc);
4187
4188 ironlake_disable_pch_transcoder(dev_priv, pipe);
4189 intel_set_pch_fifo_underrun_reporting(dev, pipe, true);
4190
4191 if (HAS_PCH_CPT(dev)) {
4192 /* disable TRANS_DP_CTL */
4193 reg = TRANS_DP_CTL(pipe);
4194 temp = I915_READ(reg);
4195 temp &= ~(TRANS_DP_OUTPUT_ENABLE |
4196 TRANS_DP_PORT_SEL_MASK);
4197 temp |= TRANS_DP_PORT_SEL_NONE;
4198 I915_WRITE(reg, temp);
4199
4200 /* disable DPLL_SEL */
4201 temp = I915_READ(PCH_DPLL_SEL);
4202 temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe));
4203 I915_WRITE(PCH_DPLL_SEL, temp);
4204 }
4205
4206 /* disable PCH DPLL */
4207 intel_disable_shared_dpll(intel_crtc);
4208
4209 ironlake_fdi_pll_disable(intel_crtc);
4210 }
4211
4212 intel_crtc->active = false;
4213 intel_update_watermarks(crtc);
4214
4215 mutex_lock(&dev->struct_mutex);
4216 intel_update_fbc(dev);
4217 mutex_unlock(&dev->struct_mutex);
4218 }
4219
4220 static void haswell_crtc_disable(struct drm_crtc *crtc)
4221 {
4222 struct drm_device *dev = crtc->dev;
4223 struct drm_i915_private *dev_priv = dev->dev_private;
4224 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4225 struct intel_encoder *encoder;
4226 int pipe = intel_crtc->pipe;
4227 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
4228
4229 if (!intel_crtc->active)
4230 return;
4231
4232 intel_crtc_disable_planes(crtc);
4233
4234 for_each_encoder_on_crtc(dev, crtc, encoder) {
4235 intel_opregion_notify_encoder(encoder, false);
4236 encoder->disable(encoder);
4237 }
4238
4239 if (intel_crtc->config.has_pch_encoder)
4240 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, false);
4241 intel_disable_pipe(dev_priv, pipe);
4242
4243 intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder);
4244
4245 ironlake_pfit_disable(intel_crtc);
4246
4247 intel_ddi_disable_pipe_clock(intel_crtc);
4248
4249 if (intel_crtc->config.has_pch_encoder) {
4250 lpt_disable_pch_transcoder(dev_priv);
4251 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true);
4252 intel_ddi_fdi_disable(crtc);
4253 }
4254
4255 for_each_encoder_on_crtc(dev, crtc, encoder)
4256 if (encoder->post_disable)
4257 encoder->post_disable(encoder);
4258
4259 intel_crtc->active = false;
4260 intel_update_watermarks(crtc);
4261
4262 mutex_lock(&dev->struct_mutex);
4263 intel_update_fbc(dev);
4264 mutex_unlock(&dev->struct_mutex);
4265 }
4266
4267 static void ironlake_crtc_off(struct drm_crtc *crtc)
4268 {
4269 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4270 intel_put_shared_dpll(intel_crtc);
4271 }
4272
4273 static void haswell_crtc_off(struct drm_crtc *crtc)
4274 {
4275 intel_ddi_put_crtc_pll(crtc);
4276 }
4277
4278 static void i9xx_pfit_enable(struct intel_crtc *crtc)
4279 {
4280 struct drm_device *dev = crtc->base.dev;
4281 struct drm_i915_private *dev_priv = dev->dev_private;
4282 struct intel_crtc_config *pipe_config = &crtc->config;
4283
4284 if (!crtc->config.gmch_pfit.control)
4285 return;
4286
4287 /*
4288 * The panel fitter should only be adjusted whilst the pipe is disabled,
4289 * according to register description and PRM.
4290 */
4291 WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE);
4292 assert_pipe_disabled(dev_priv, crtc->pipe);
4293
4294 I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios);
4295 I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control);
4296
4297 /* Border color in case we don't scale up to the full screen. Black by
4298 * default, change to something else for debugging. */
4299 I915_WRITE(BCLRPAT(crtc->pipe), 0);
4300 }
4301
4302 #define for_each_power_domain(domain, mask) \
4303 for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \
4304 if ((1 << (domain)) & (mask))
4305
4306 enum intel_display_power_domain
4307 intel_display_port_power_domain(struct intel_encoder *intel_encoder)
4308 {
4309 struct drm_device *dev = intel_encoder->base.dev;
4310 struct intel_digital_port *intel_dig_port;
4311
4312 switch (intel_encoder->type) {
4313 case INTEL_OUTPUT_UNKNOWN:
4314 /* Only DDI platforms should ever use this output type */
4315 WARN_ON_ONCE(!HAS_DDI(dev));
4316 case INTEL_OUTPUT_DISPLAYPORT:
4317 case INTEL_OUTPUT_HDMI:
4318 case INTEL_OUTPUT_EDP:
4319 intel_dig_port = enc_to_dig_port(&intel_encoder->base);
4320 switch (intel_dig_port->port) {
4321 case PORT_A:
4322 return POWER_DOMAIN_PORT_DDI_A_4_LANES;
4323 case PORT_B:
4324 return POWER_DOMAIN_PORT_DDI_B_4_LANES;
4325 case PORT_C:
4326 return POWER_DOMAIN_PORT_DDI_C_4_LANES;
4327 case PORT_D:
4328 return POWER_DOMAIN_PORT_DDI_D_4_LANES;
4329 default:
4330 WARN_ON_ONCE(1);
4331 return POWER_DOMAIN_PORT_OTHER;
4332 }
4333 case INTEL_OUTPUT_ANALOG:
4334 return POWER_DOMAIN_PORT_CRT;
4335 case INTEL_OUTPUT_DSI:
4336 return POWER_DOMAIN_PORT_DSI;
4337 default:
4338 return POWER_DOMAIN_PORT_OTHER;
4339 }
4340 }
4341
4342 static unsigned long get_crtc_power_domains(struct drm_crtc *crtc)
4343 {
4344 struct drm_device *dev = crtc->dev;
4345 struct intel_encoder *intel_encoder;
4346 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4347 enum pipe pipe = intel_crtc->pipe;
4348 unsigned long mask;
4349 enum transcoder transcoder;
4350
4351 transcoder = intel_pipe_to_cpu_transcoder(dev->dev_private, pipe);
4352
4353 mask = BIT(POWER_DOMAIN_PIPE(pipe));
4354 mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder));
4355 if (intel_crtc->config.pch_pfit.enabled ||
4356 intel_crtc->config.pch_pfit.force_thru)
4357 mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe));
4358
4359 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
4360 mask |= BIT(intel_display_port_power_domain(intel_encoder));
4361
4362 return mask;
4363 }
4364
4365 void intel_display_set_init_power(struct drm_i915_private *dev_priv,
4366 bool enable)
4367 {
4368 if (dev_priv->power_domains.init_power_on == enable)
4369 return;
4370
4371 if (enable)
4372 intel_display_power_get(dev_priv, POWER_DOMAIN_INIT);
4373 else
4374 intel_display_power_put(dev_priv, POWER_DOMAIN_INIT);
4375
4376 dev_priv->power_domains.init_power_on = enable;
4377 }
4378
4379 static void modeset_update_crtc_power_domains(struct drm_device *dev)
4380 {
4381 struct drm_i915_private *dev_priv = dev->dev_private;
4382 unsigned long pipe_domains[I915_MAX_PIPES] = { 0, };
4383 struct intel_crtc *crtc;
4384
4385 /*
4386 * First get all needed power domains, then put all unneeded, to avoid
4387 * any unnecessary toggling of the power wells.
4388 */
4389 for_each_intel_crtc(dev, crtc) {
4390 enum intel_display_power_domain domain;
4391
4392 if (!crtc->base.enabled)
4393 continue;
4394
4395 pipe_domains[crtc->pipe] = get_crtc_power_domains(&crtc->base);
4396
4397 for_each_power_domain(domain, pipe_domains[crtc->pipe])
4398 intel_display_power_get(dev_priv, domain);
4399 }
4400
4401 for_each_intel_crtc(dev, crtc) {
4402 enum intel_display_power_domain domain;
4403
4404 for_each_power_domain(domain, crtc->enabled_power_domains)
4405 intel_display_power_put(dev_priv, domain);
4406
4407 crtc->enabled_power_domains = pipe_domains[crtc->pipe];
4408 }
4409
4410 intel_display_set_init_power(dev_priv, false);
4411 }
4412
4413 /* returns HPLL frequency in kHz */
4414 static int valleyview_get_vco(struct drm_i915_private *dev_priv)
4415 {
4416 int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 };
4417
4418 /* Obtain SKU information */
4419 mutex_lock(&dev_priv->dpio_lock);
4420 hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) &
4421 CCK_FUSE_HPLL_FREQ_MASK;
4422 mutex_unlock(&dev_priv->dpio_lock);
4423
4424 return vco_freq[hpll_freq] * 1000;
4425 }
4426
4427 static void vlv_update_cdclk(struct drm_device *dev)
4428 {
4429 struct drm_i915_private *dev_priv = dev->dev_private;
4430
4431 dev_priv->vlv_cdclk_freq = dev_priv->display.get_display_clock_speed(dev);
4432 DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz",
4433 dev_priv->vlv_cdclk_freq);
4434
4435 /*
4436 * Program the gmbus_freq based on the cdclk frequency.
4437 * BSpec erroneously claims we should aim for 4MHz, but
4438 * in fact 1MHz is the correct frequency.
4439 */
4440 I915_WRITE(GMBUSFREQ_VLV, dev_priv->vlv_cdclk_freq);
4441 }
4442
4443 /* Adjust CDclk dividers to allow high res or save power if possible */
4444 static void valleyview_set_cdclk(struct drm_device *dev, int cdclk)
4445 {
4446 struct drm_i915_private *dev_priv = dev->dev_private;
4447 u32 val, cmd;
4448
4449 WARN_ON(dev_priv->display.get_display_clock_speed(dev) != dev_priv->vlv_cdclk_freq);
4450
4451 if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */
4452 cmd = 2;
4453 else if (cdclk == 266667)
4454 cmd = 1;
4455 else
4456 cmd = 0;
4457
4458 mutex_lock(&dev_priv->rps.hw_lock);
4459 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
4460 val &= ~DSPFREQGUAR_MASK;
4461 val |= (cmd << DSPFREQGUAR_SHIFT);
4462 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
4463 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &
4464 DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT),
4465 50)) {
4466 DRM_ERROR("timed out waiting for CDclk change\n");
4467 }
4468 mutex_unlock(&dev_priv->rps.hw_lock);
4469
4470 if (cdclk == 400000) {
4471 u32 divider, vco;
4472
4473 vco = valleyview_get_vco(dev_priv);
4474 divider = DIV_ROUND_CLOSEST(vco << 1, cdclk) - 1;
4475
4476 mutex_lock(&dev_priv->dpio_lock);
4477 /* adjust cdclk divider */
4478 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);
4479 val &= ~DISPLAY_FREQUENCY_VALUES;
4480 val |= divider;
4481 vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val);
4482
4483 if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) &
4484 DISPLAY_FREQUENCY_STATUS) == (divider << DISPLAY_FREQUENCY_STATUS_SHIFT),
4485 50))
4486 DRM_ERROR("timed out waiting for CDclk change\n");
4487 mutex_unlock(&dev_priv->dpio_lock);
4488 }
4489
4490 mutex_lock(&dev_priv->dpio_lock);
4491 /* adjust self-refresh exit latency value */
4492 val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC);
4493 val &= ~0x7f;
4494
4495 /*
4496 * For high bandwidth configs, we set a higher latency in the bunit
4497 * so that the core display fetch happens in time to avoid underruns.
4498 */
4499 if (cdclk == 400000)
4500 val |= 4500 / 250; /* 4.5 usec */
4501 else
4502 val |= 3000 / 250; /* 3.0 usec */
4503 vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val);
4504 mutex_unlock(&dev_priv->dpio_lock);
4505
4506 vlv_update_cdclk(dev);
4507 }
4508
4509 static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv,
4510 int max_pixclk)
4511 {
4512 int vco = valleyview_get_vco(dev_priv);
4513 int freq_320 = (vco << 1) % 320000 != 0 ? 333333 : 320000;
4514
4515 /*
4516 * Really only a few cases to deal with, as only 4 CDclks are supported:
4517 * 200MHz
4518 * 267MHz
4519 * 320/333MHz (depends on HPLL freq)
4520 * 400MHz
4521 * So we check to see whether we're above 90% of the lower bin and
4522 * adjust if needed.
4523 *
4524 * We seem to get an unstable or solid color picture at 200MHz.
4525 * Not sure what's wrong. For now use 200MHz only when all pipes
4526 * are off.
4527 */
4528 if (max_pixclk > freq_320*9/10)
4529 return 400000;
4530 else if (max_pixclk > 266667*9/10)
4531 return freq_320;
4532 else if (max_pixclk > 0)
4533 return 266667;
4534 else
4535 return 200000;
4536 }
4537
4538 /* compute the max pixel clock for new configuration */
4539 static int intel_mode_max_pixclk(struct drm_i915_private *dev_priv)
4540 {
4541 struct drm_device *dev = dev_priv->dev;
4542 struct intel_crtc *intel_crtc;
4543 int max_pixclk = 0;
4544
4545 for_each_intel_crtc(dev, intel_crtc) {
4546 if (intel_crtc->new_enabled)
4547 max_pixclk = max(max_pixclk,
4548 intel_crtc->new_config->adjusted_mode.crtc_clock);
4549 }
4550
4551 return max_pixclk;
4552 }
4553
4554 static void valleyview_modeset_global_pipes(struct drm_device *dev,
4555 unsigned *prepare_pipes)
4556 {
4557 struct drm_i915_private *dev_priv = dev->dev_private;
4558 struct intel_crtc *intel_crtc;
4559 int max_pixclk = intel_mode_max_pixclk(dev_priv);
4560
4561 if (valleyview_calc_cdclk(dev_priv, max_pixclk) ==
4562 dev_priv->vlv_cdclk_freq)
4563 return;
4564
4565 /* disable/enable all currently active pipes while we change cdclk */
4566 for_each_intel_crtc(dev, intel_crtc)
4567 if (intel_crtc->base.enabled)
4568 *prepare_pipes |= (1 << intel_crtc->pipe);
4569 }
4570
4571 static void valleyview_modeset_global_resources(struct drm_device *dev)
4572 {
4573 struct drm_i915_private *dev_priv = dev->dev_private;
4574 int max_pixclk = intel_mode_max_pixclk(dev_priv);
4575 int req_cdclk = valleyview_calc_cdclk(dev_priv, max_pixclk);
4576
4577 if (req_cdclk != dev_priv->vlv_cdclk_freq)
4578 valleyview_set_cdclk(dev, req_cdclk);
4579 modeset_update_crtc_power_domains(dev);
4580 }
4581
4582 static void valleyview_crtc_enable(struct drm_crtc *crtc)
4583 {
4584 struct drm_device *dev = crtc->dev;
4585 struct drm_i915_private *dev_priv = dev->dev_private;
4586 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4587 struct intel_encoder *encoder;
4588 int pipe = intel_crtc->pipe;
4589 int plane = intel_crtc->plane;
4590 bool is_dsi;
4591 u32 dspcntr;
4592
4593 WARN_ON(!crtc->enabled);
4594
4595 if (intel_crtc->active)
4596 return;
4597
4598 is_dsi = intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI);
4599
4600 if (!is_dsi && !IS_CHERRYVIEW(dev))
4601 vlv_prepare_pll(intel_crtc);
4602
4603 /* Set up the display plane register */
4604 dspcntr = DISPPLANE_GAMMA_ENABLE;
4605
4606 if (intel_crtc->config.has_dp_encoder)
4607 intel_dp_set_m_n(intel_crtc);
4608
4609 intel_set_pipe_timings(intel_crtc);
4610
4611 /* pipesrc and dspsize control the size that is scaled from,
4612 * which should always be the user's requested size.
4613 */
4614 I915_WRITE(DSPSIZE(plane),
4615 ((intel_crtc->config.pipe_src_h - 1) << 16) |
4616 (intel_crtc->config.pipe_src_w - 1));
4617 I915_WRITE(DSPPOS(plane), 0);
4618
4619 i9xx_set_pipeconf(intel_crtc);
4620
4621 I915_WRITE(DSPCNTR(plane), dspcntr);
4622 POSTING_READ(DSPCNTR(plane));
4623
4624 dev_priv->display.update_primary_plane(crtc, crtc->primary->fb,
4625 crtc->x, crtc->y);
4626
4627 intel_crtc->active = true;
4628
4629 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
4630
4631 for_each_encoder_on_crtc(dev, crtc, encoder)
4632 if (encoder->pre_pll_enable)
4633 encoder->pre_pll_enable(encoder);
4634
4635 if (!is_dsi) {
4636 if (IS_CHERRYVIEW(dev))
4637 chv_enable_pll(intel_crtc);
4638 else
4639 vlv_enable_pll(intel_crtc);
4640 }
4641
4642 for_each_encoder_on_crtc(dev, crtc, encoder)
4643 if (encoder->pre_enable)
4644 encoder->pre_enable(encoder);
4645
4646 i9xx_pfit_enable(intel_crtc);
4647
4648 intel_crtc_load_lut(crtc);
4649
4650 intel_update_watermarks(crtc);
4651 intel_enable_pipe(intel_crtc);
4652
4653 for_each_encoder_on_crtc(dev, crtc, encoder)
4654 encoder->enable(encoder);
4655
4656 intel_crtc_enable_planes(crtc);
4657
4658 /* Underruns don't raise interrupts, so check manually. */
4659 i9xx_check_fifo_underruns(dev);
4660 }
4661
4662 static void i9xx_set_pll_dividers(struct intel_crtc *crtc)
4663 {
4664 struct drm_device *dev = crtc->base.dev;
4665 struct drm_i915_private *dev_priv = dev->dev_private;
4666
4667 I915_WRITE(FP0(crtc->pipe), crtc->config.dpll_hw_state.fp0);
4668 I915_WRITE(FP1(crtc->pipe), crtc->config.dpll_hw_state.fp1);
4669 }
4670
4671 static void i9xx_crtc_enable(struct drm_crtc *crtc)
4672 {
4673 struct drm_device *dev = crtc->dev;
4674 struct drm_i915_private *dev_priv = dev->dev_private;
4675 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4676 struct intel_encoder *encoder;
4677 int pipe = intel_crtc->pipe;
4678 int plane = intel_crtc->plane;
4679 u32 dspcntr;
4680
4681 WARN_ON(!crtc->enabled);
4682
4683 if (intel_crtc->active)
4684 return;
4685
4686 i9xx_set_pll_dividers(intel_crtc);
4687
4688 /* Set up the display plane register */
4689 dspcntr = DISPPLANE_GAMMA_ENABLE;
4690
4691 if (pipe == 0)
4692 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4693 else
4694 dspcntr |= DISPPLANE_SEL_PIPE_B;
4695
4696 if (intel_crtc->config.has_dp_encoder)
4697 intel_dp_set_m_n(intel_crtc);
4698
4699 intel_set_pipe_timings(intel_crtc);
4700
4701 /* pipesrc and dspsize control the size that is scaled from,
4702 * which should always be the user's requested size.
4703 */
4704 I915_WRITE(DSPSIZE(plane),
4705 ((intel_crtc->config.pipe_src_h - 1) << 16) |
4706 (intel_crtc->config.pipe_src_w - 1));
4707 I915_WRITE(DSPPOS(plane), 0);
4708
4709 i9xx_set_pipeconf(intel_crtc);
4710
4711 I915_WRITE(DSPCNTR(plane), dspcntr);
4712 POSTING_READ(DSPCNTR(plane));
4713
4714 dev_priv->display.update_primary_plane(crtc, crtc->primary->fb,
4715 crtc->x, crtc->y);
4716
4717 intel_crtc->active = true;
4718
4719 if (!IS_GEN2(dev))
4720 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
4721
4722 for_each_encoder_on_crtc(dev, crtc, encoder)
4723 if (encoder->pre_enable)
4724 encoder->pre_enable(encoder);
4725
4726 i9xx_enable_pll(intel_crtc);
4727
4728 i9xx_pfit_enable(intel_crtc);
4729
4730 intel_crtc_load_lut(crtc);
4731
4732 intel_update_watermarks(crtc);
4733 intel_enable_pipe(intel_crtc);
4734
4735 for_each_encoder_on_crtc(dev, crtc, encoder)
4736 encoder->enable(encoder);
4737
4738 intel_crtc_enable_planes(crtc);
4739
4740 /*
4741 * Gen2 reports pipe underruns whenever all planes are disabled.
4742 * So don't enable underrun reporting before at least some planes
4743 * are enabled.
4744 * FIXME: Need to fix the logic to work when we turn off all planes
4745 * but leave the pipe running.
4746 */
4747 if (IS_GEN2(dev))
4748 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
4749
4750 /* Underruns don't raise interrupts, so check manually. */
4751 i9xx_check_fifo_underruns(dev);
4752 }
4753
4754 static void i9xx_pfit_disable(struct intel_crtc *crtc)
4755 {
4756 struct drm_device *dev = crtc->base.dev;
4757 struct drm_i915_private *dev_priv = dev->dev_private;
4758
4759 if (!crtc->config.gmch_pfit.control)
4760 return;
4761
4762 assert_pipe_disabled(dev_priv, crtc->pipe);
4763
4764 DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n",
4765 I915_READ(PFIT_CONTROL));
4766 I915_WRITE(PFIT_CONTROL, 0);
4767 }
4768
4769 static void i9xx_crtc_disable(struct drm_crtc *crtc)
4770 {
4771 struct drm_device *dev = crtc->dev;
4772 struct drm_i915_private *dev_priv = dev->dev_private;
4773 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4774 struct intel_encoder *encoder;
4775 int pipe = intel_crtc->pipe;
4776
4777 if (!intel_crtc->active)
4778 return;
4779
4780 /*
4781 * Gen2 reports pipe underruns whenever all planes are disabled.
4782 * So diasble underrun reporting before all the planes get disabled.
4783 * FIXME: Need to fix the logic to work when we turn off all planes
4784 * but leave the pipe running.
4785 */
4786 if (IS_GEN2(dev))
4787 intel_set_cpu_fifo_underrun_reporting(dev, pipe, false);
4788
4789 /*
4790 * Vblank time updates from the shadow to live plane control register
4791 * are blocked if the memory self-refresh mode is active at that
4792 * moment. So to make sure the plane gets truly disabled, disable
4793 * first the self-refresh mode. The self-refresh enable bit in turn
4794 * will be checked/applied by the HW only at the next frame start
4795 * event which is after the vblank start event, so we need to have a
4796 * wait-for-vblank between disabling the plane and the pipe.
4797 */
4798 intel_set_memory_cxsr(dev_priv, false);
4799 intel_crtc_disable_planes(crtc);
4800
4801 for_each_encoder_on_crtc(dev, crtc, encoder)
4802 encoder->disable(encoder);
4803
4804 /*
4805 * On gen2 planes are double buffered but the pipe isn't, so we must
4806 * wait for planes to fully turn off before disabling the pipe.
4807 * We also need to wait on all gmch platforms because of the
4808 * self-refresh mode constraint explained above.
4809 */
4810 intel_wait_for_vblank(dev, pipe);
4811
4812 intel_disable_pipe(dev_priv, pipe);
4813
4814 i9xx_pfit_disable(intel_crtc);
4815
4816 for_each_encoder_on_crtc(dev, crtc, encoder)
4817 if (encoder->post_disable)
4818 encoder->post_disable(encoder);
4819
4820 if (!intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI)) {
4821 if (IS_CHERRYVIEW(dev))
4822 chv_disable_pll(dev_priv, pipe);
4823 else if (IS_VALLEYVIEW(dev))
4824 vlv_disable_pll(dev_priv, pipe);
4825 else
4826 i9xx_disable_pll(dev_priv, pipe);
4827 }
4828
4829 if (!IS_GEN2(dev))
4830 intel_set_cpu_fifo_underrun_reporting(dev, pipe, false);
4831
4832 intel_crtc->active = false;
4833 intel_update_watermarks(crtc);
4834
4835 mutex_lock(&dev->struct_mutex);
4836 intel_update_fbc(dev);
4837 mutex_unlock(&dev->struct_mutex);
4838 }
4839
4840 static void i9xx_crtc_off(struct drm_crtc *crtc)
4841 {
4842 }
4843
4844 static void intel_crtc_update_sarea(struct drm_crtc *crtc,
4845 bool enabled)
4846 {
4847 struct drm_device *dev = crtc->dev;
4848 struct drm_i915_master_private *master_priv;
4849 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4850 int pipe = intel_crtc->pipe;
4851
4852 if (!dev->primary->master)
4853 return;
4854
4855 master_priv = dev->primary->master->driver_priv;
4856 if (!master_priv->sarea_priv)
4857 return;
4858
4859 switch (pipe) {
4860 case 0:
4861 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
4862 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
4863 break;
4864 case 1:
4865 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
4866 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
4867 break;
4868 default:
4869 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
4870 break;
4871 }
4872 }
4873
4874 /**
4875 * Sets the power management mode of the pipe and plane.
4876 */
4877 void intel_crtc_update_dpms(struct drm_crtc *crtc)
4878 {
4879 struct drm_device *dev = crtc->dev;
4880 struct drm_i915_private *dev_priv = dev->dev_private;
4881 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4882 struct intel_encoder *intel_encoder;
4883 enum intel_display_power_domain domain;
4884 unsigned long domains;
4885 bool enable = false;
4886
4887 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
4888 enable |= intel_encoder->connectors_active;
4889
4890 if (enable) {
4891 if (!intel_crtc->active) {
4892 /*
4893 * FIXME: DDI plls and relevant code isn't converted
4894 * yet, so do runtime PM for DPMS only for all other
4895 * platforms for now.
4896 */
4897 if (!HAS_DDI(dev)) {
4898 domains = get_crtc_power_domains(crtc);
4899 for_each_power_domain(domain, domains)
4900 intel_display_power_get(dev_priv, domain);
4901 intel_crtc->enabled_power_domains = domains;
4902 }
4903
4904 dev_priv->display.crtc_enable(crtc);
4905 }
4906 } else {
4907 if (intel_crtc->active) {
4908 dev_priv->display.crtc_disable(crtc);
4909
4910 if (!HAS_DDI(dev)) {
4911 domains = intel_crtc->enabled_power_domains;
4912 for_each_power_domain(domain, domains)
4913 intel_display_power_put(dev_priv, domain);
4914 intel_crtc->enabled_power_domains = 0;
4915 }
4916 }
4917 }
4918
4919 intel_crtc_update_sarea(crtc, enable);
4920 }
4921
4922 static void intel_crtc_disable(struct drm_crtc *crtc)
4923 {
4924 struct drm_device *dev = crtc->dev;
4925 struct drm_connector *connector;
4926 struct drm_i915_private *dev_priv = dev->dev_private;
4927 struct drm_i915_gem_object *old_obj = intel_fb_obj(crtc->primary->fb);
4928 enum pipe pipe = to_intel_crtc(crtc)->pipe;
4929
4930 /* crtc should still be enabled when we disable it. */
4931 WARN_ON(!crtc->enabled);
4932
4933 dev_priv->display.crtc_disable(crtc);
4934 intel_crtc_update_sarea(crtc, false);
4935 dev_priv->display.off(crtc);
4936
4937 assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane);
4938 assert_cursor_disabled(dev_priv, pipe);
4939 assert_pipe_disabled(dev->dev_private, pipe);
4940
4941 if (crtc->primary->fb) {
4942 mutex_lock(&dev->struct_mutex);
4943 intel_unpin_fb_obj(old_obj);
4944 i915_gem_track_fb(old_obj, NULL,
4945 INTEL_FRONTBUFFER_PRIMARY(pipe));
4946 mutex_unlock(&dev->struct_mutex);
4947 crtc->primary->fb = NULL;
4948 }
4949
4950 /* Update computed state. */
4951 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
4952 if (!connector->encoder || !connector->encoder->crtc)
4953 continue;
4954
4955 if (connector->encoder->crtc != crtc)
4956 continue;
4957
4958 connector->dpms = DRM_MODE_DPMS_OFF;
4959 to_intel_encoder(connector->encoder)->connectors_active = false;
4960 }
4961 }
4962
4963 void intel_encoder_destroy(struct drm_encoder *encoder)
4964 {
4965 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
4966
4967 drm_encoder_cleanup(encoder);
4968 kfree(intel_encoder);
4969 }
4970
4971 /* Simple dpms helper for encoders with just one connector, no cloning and only
4972 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
4973 * state of the entire output pipe. */
4974 static void intel_encoder_dpms(struct intel_encoder *encoder, int mode)
4975 {
4976 if (mode == DRM_MODE_DPMS_ON) {
4977 encoder->connectors_active = true;
4978
4979 intel_crtc_update_dpms(encoder->base.crtc);
4980 } else {
4981 encoder->connectors_active = false;
4982
4983 intel_crtc_update_dpms(encoder->base.crtc);
4984 }
4985 }
4986
4987 /* Cross check the actual hw state with our own modeset state tracking (and it's
4988 * internal consistency). */
4989 static void intel_connector_check_state(struct intel_connector *connector)
4990 {
4991 if (connector->get_hw_state(connector)) {
4992 struct intel_encoder *encoder = connector->encoder;
4993 struct drm_crtc *crtc;
4994 bool encoder_enabled;
4995 enum pipe pipe;
4996
4997 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
4998 connector->base.base.id,
4999 connector->base.name);
5000
5001 WARN(connector->base.dpms == DRM_MODE_DPMS_OFF,
5002 "wrong connector dpms state\n");
5003 WARN(connector->base.encoder != &encoder->base,
5004 "active connector not linked to encoder\n");
5005 WARN(!encoder->connectors_active,
5006 "encoder->connectors_active not set\n");
5007
5008 encoder_enabled = encoder->get_hw_state(encoder, &pipe);
5009 WARN(!encoder_enabled, "encoder not enabled\n");
5010 if (WARN_ON(!encoder->base.crtc))
5011 return;
5012
5013 crtc = encoder->base.crtc;
5014
5015 WARN(!crtc->enabled, "crtc not enabled\n");
5016 WARN(!to_intel_crtc(crtc)->active, "crtc not active\n");
5017 WARN(pipe != to_intel_crtc(crtc)->pipe,
5018 "encoder active on the wrong pipe\n");
5019 }
5020 }
5021
5022 /* Even simpler default implementation, if there's really no special case to
5023 * consider. */
5024 void intel_connector_dpms(struct drm_connector *connector, int mode)
5025 {
5026 /* All the simple cases only support two dpms states. */
5027 if (mode != DRM_MODE_DPMS_ON)
5028 mode = DRM_MODE_DPMS_OFF;
5029
5030 if (mode == connector->dpms)
5031 return;
5032
5033 connector->dpms = mode;
5034
5035 /* Only need to change hw state when actually enabled */
5036 if (connector->encoder)
5037 intel_encoder_dpms(to_intel_encoder(connector->encoder), mode);
5038
5039 intel_modeset_check_state(connector->dev);
5040 }
5041
5042 /* Simple connector->get_hw_state implementation for encoders that support only
5043 * one connector and no cloning and hence the encoder state determines the state
5044 * of the connector. */
5045 bool intel_connector_get_hw_state(struct intel_connector *connector)
5046 {
5047 enum pipe pipe = 0;
5048 struct intel_encoder *encoder = connector->encoder;
5049
5050 return encoder->get_hw_state(encoder, &pipe);
5051 }
5052
5053 static bool ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe,
5054 struct intel_crtc_config *pipe_config)
5055 {
5056 struct drm_i915_private *dev_priv = dev->dev_private;
5057 struct intel_crtc *pipe_B_crtc =
5058 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
5059
5060 DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n",
5061 pipe_name(pipe), pipe_config->fdi_lanes);
5062 if (pipe_config->fdi_lanes > 4) {
5063 DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n",
5064 pipe_name(pipe), pipe_config->fdi_lanes);
5065 return false;
5066 }
5067
5068 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
5069 if (pipe_config->fdi_lanes > 2) {
5070 DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n",
5071 pipe_config->fdi_lanes);
5072 return false;
5073 } else {
5074 return true;
5075 }
5076 }
5077
5078 if (INTEL_INFO(dev)->num_pipes == 2)
5079 return true;
5080
5081 /* Ivybridge 3 pipe is really complicated */
5082 switch (pipe) {
5083 case PIPE_A:
5084 return true;
5085 case PIPE_B:
5086 if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled &&
5087 pipe_config->fdi_lanes > 2) {
5088 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
5089 pipe_name(pipe), pipe_config->fdi_lanes);
5090 return false;
5091 }
5092 return true;
5093 case PIPE_C:
5094 if (!pipe_has_enabled_pch(pipe_B_crtc) ||
5095 pipe_B_crtc->config.fdi_lanes <= 2) {
5096 if (pipe_config->fdi_lanes > 2) {
5097 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
5098 pipe_name(pipe), pipe_config->fdi_lanes);
5099 return false;
5100 }
5101 } else {
5102 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
5103 return false;
5104 }
5105 return true;
5106 default:
5107 BUG();
5108 }
5109 }
5110
5111 #define RETRY 1
5112 static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc,
5113 struct intel_crtc_config *pipe_config)
5114 {
5115 struct drm_device *dev = intel_crtc->base.dev;
5116 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
5117 int lane, link_bw, fdi_dotclock;
5118 bool setup_ok, needs_recompute = false;
5119
5120 retry:
5121 /* FDI is a binary signal running at ~2.7GHz, encoding
5122 * each output octet as 10 bits. The actual frequency
5123 * is stored as a divider into a 100MHz clock, and the
5124 * mode pixel clock is stored in units of 1KHz.
5125 * Hence the bw of each lane in terms of the mode signal
5126 * is:
5127 */
5128 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
5129
5130 fdi_dotclock = adjusted_mode->crtc_clock;
5131
5132 lane = ironlake_get_lanes_required(fdi_dotclock, link_bw,
5133 pipe_config->pipe_bpp);
5134
5135 pipe_config->fdi_lanes = lane;
5136
5137 intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock,
5138 link_bw, &pipe_config->fdi_m_n);
5139
5140 setup_ok = ironlake_check_fdi_lanes(intel_crtc->base.dev,
5141 intel_crtc->pipe, pipe_config);
5142 if (!setup_ok && pipe_config->pipe_bpp > 6*3) {
5143 pipe_config->pipe_bpp -= 2*3;
5144 DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n",
5145 pipe_config->pipe_bpp);
5146 needs_recompute = true;
5147 pipe_config->bw_constrained = true;
5148
5149 goto retry;
5150 }
5151
5152 if (needs_recompute)
5153 return RETRY;
5154
5155 return setup_ok ? 0 : -EINVAL;
5156 }
5157
5158 static void hsw_compute_ips_config(struct intel_crtc *crtc,
5159 struct intel_crtc_config *pipe_config)
5160 {
5161 pipe_config->ips_enabled = i915.enable_ips &&
5162 hsw_crtc_supports_ips(crtc) &&
5163 pipe_config->pipe_bpp <= 24;
5164 }
5165
5166 static int intel_crtc_compute_config(struct intel_crtc *crtc,
5167 struct intel_crtc_config *pipe_config)
5168 {
5169 struct drm_device *dev = crtc->base.dev;
5170 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
5171
5172 /* FIXME should check pixel clock limits on all platforms */
5173 if (INTEL_INFO(dev)->gen < 4) {
5174 struct drm_i915_private *dev_priv = dev->dev_private;
5175 int clock_limit =
5176 dev_priv->display.get_display_clock_speed(dev);
5177
5178 /*
5179 * Enable pixel doubling when the dot clock
5180 * is > 90% of the (display) core speed.
5181 *
5182 * GDG double wide on either pipe,
5183 * otherwise pipe A only.
5184 */
5185 if ((crtc->pipe == PIPE_A || IS_I915G(dev)) &&
5186 adjusted_mode->crtc_clock > clock_limit * 9 / 10) {
5187 clock_limit *= 2;
5188 pipe_config->double_wide = true;
5189 }
5190
5191 if (adjusted_mode->crtc_clock > clock_limit * 9 / 10)
5192 return -EINVAL;
5193 }
5194
5195 /*
5196 * Pipe horizontal size must be even in:
5197 * - DVO ganged mode
5198 * - LVDS dual channel mode
5199 * - Double wide pipe
5200 */
5201 if ((intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
5202 intel_is_dual_link_lvds(dev)) || pipe_config->double_wide)
5203 pipe_config->pipe_src_w &= ~1;
5204
5205 /* Cantiga+ cannot handle modes with a hsync front porch of 0.
5206 * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
5207 */
5208 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
5209 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
5210 return -EINVAL;
5211
5212 if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && pipe_config->pipe_bpp > 10*3) {
5213 pipe_config->pipe_bpp = 10*3; /* 12bpc is gen5+ */
5214 } else if (INTEL_INFO(dev)->gen <= 4 && pipe_config->pipe_bpp > 8*3) {
5215 /* only a 8bpc pipe, with 6bpc dither through the panel fitter
5216 * for lvds. */
5217 pipe_config->pipe_bpp = 8*3;
5218 }
5219
5220 if (HAS_IPS(dev))
5221 hsw_compute_ips_config(crtc, pipe_config);
5222
5223 /* XXX: PCH clock sharing is done in ->mode_set, so make sure the old
5224 * clock survives for now. */
5225 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
5226 pipe_config->shared_dpll = crtc->config.shared_dpll;
5227
5228 if (pipe_config->has_pch_encoder)
5229 return ironlake_fdi_compute_config(crtc, pipe_config);
5230
5231 return 0;
5232 }
5233
5234 static int valleyview_get_display_clock_speed(struct drm_device *dev)
5235 {
5236 struct drm_i915_private *dev_priv = dev->dev_private;
5237 int vco = valleyview_get_vco(dev_priv);
5238 u32 val;
5239 int divider;
5240
5241 mutex_lock(&dev_priv->dpio_lock);
5242 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);
5243 mutex_unlock(&dev_priv->dpio_lock);
5244
5245 divider = val & DISPLAY_FREQUENCY_VALUES;
5246
5247 WARN((val & DISPLAY_FREQUENCY_STATUS) !=
5248 (divider << DISPLAY_FREQUENCY_STATUS_SHIFT),
5249 "cdclk change in progress\n");
5250
5251 return DIV_ROUND_CLOSEST(vco << 1, divider + 1);
5252 }
5253
5254 static int i945_get_display_clock_speed(struct drm_device *dev)
5255 {
5256 return 400000;
5257 }
5258
5259 static int i915_get_display_clock_speed(struct drm_device *dev)
5260 {
5261 return 333000;
5262 }
5263
5264 static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
5265 {
5266 return 200000;
5267 }
5268
5269 static int pnv_get_display_clock_speed(struct drm_device *dev)
5270 {
5271 u16 gcfgc = 0;
5272
5273 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
5274
5275 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
5276 case GC_DISPLAY_CLOCK_267_MHZ_PNV:
5277 return 267000;
5278 case GC_DISPLAY_CLOCK_333_MHZ_PNV:
5279 return 333000;
5280 case GC_DISPLAY_CLOCK_444_MHZ_PNV:
5281 return 444000;
5282 case GC_DISPLAY_CLOCK_200_MHZ_PNV:
5283 return 200000;
5284 default:
5285 DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc);
5286 case GC_DISPLAY_CLOCK_133_MHZ_PNV:
5287 return 133000;
5288 case GC_DISPLAY_CLOCK_167_MHZ_PNV:
5289 return 167000;
5290 }
5291 }
5292
5293 static int i915gm_get_display_clock_speed(struct drm_device *dev)
5294 {
5295 u16 gcfgc = 0;
5296
5297 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
5298
5299 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
5300 return 133000;
5301 else {
5302 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
5303 case GC_DISPLAY_CLOCK_333_MHZ:
5304 return 333000;
5305 default:
5306 case GC_DISPLAY_CLOCK_190_200_MHZ:
5307 return 190000;
5308 }
5309 }
5310 }
5311
5312 static int i865_get_display_clock_speed(struct drm_device *dev)
5313 {
5314 return 266000;
5315 }
5316
5317 static int i855_get_display_clock_speed(struct drm_device *dev)
5318 {
5319 u16 hpllcc = 0;
5320 /* Assume that the hardware is in the high speed state. This
5321 * should be the default.
5322 */
5323 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
5324 case GC_CLOCK_133_200:
5325 case GC_CLOCK_100_200:
5326 return 200000;
5327 case GC_CLOCK_166_250:
5328 return 250000;
5329 case GC_CLOCK_100_133:
5330 return 133000;
5331 }
5332
5333 /* Shouldn't happen */
5334 return 0;
5335 }
5336
5337 static int i830_get_display_clock_speed(struct drm_device *dev)
5338 {
5339 return 133000;
5340 }
5341
5342 static void
5343 intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den)
5344 {
5345 while (*num > DATA_LINK_M_N_MASK ||
5346 *den > DATA_LINK_M_N_MASK) {
5347 *num >>= 1;
5348 *den >>= 1;
5349 }
5350 }
5351
5352 static void compute_m_n(unsigned int m, unsigned int n,
5353 uint32_t *ret_m, uint32_t *ret_n)
5354 {
5355 *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX);
5356 *ret_m = div_u64((uint64_t) m * *ret_n, n);
5357 intel_reduce_m_n_ratio(ret_m, ret_n);
5358 }
5359
5360 void
5361 intel_link_compute_m_n(int bits_per_pixel, int nlanes,
5362 int pixel_clock, int link_clock,
5363 struct intel_link_m_n *m_n)
5364 {
5365 m_n->tu = 64;
5366
5367 compute_m_n(bits_per_pixel * pixel_clock,
5368 link_clock * nlanes * 8,
5369 &m_n->gmch_m, &m_n->gmch_n);
5370
5371 compute_m_n(pixel_clock, link_clock,
5372 &m_n->link_m, &m_n->link_n);
5373 }
5374
5375 static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
5376 {
5377 if (i915.panel_use_ssc >= 0)
5378 return i915.panel_use_ssc != 0;
5379 return dev_priv->vbt.lvds_use_ssc
5380 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
5381 }
5382
5383 static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
5384 {
5385 struct drm_device *dev = crtc->dev;
5386 struct drm_i915_private *dev_priv = dev->dev_private;
5387 int refclk;
5388
5389 if (IS_VALLEYVIEW(dev)) {
5390 refclk = 100000;
5391 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
5392 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
5393 refclk = dev_priv->vbt.lvds_ssc_freq;
5394 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk);
5395 } else if (!IS_GEN2(dev)) {
5396 refclk = 96000;
5397 } else {
5398 refclk = 48000;
5399 }
5400
5401 return refclk;
5402 }
5403
5404 static uint32_t pnv_dpll_compute_fp(struct dpll *dpll)
5405 {
5406 return (1 << dpll->n) << 16 | dpll->m2;
5407 }
5408
5409 static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll)
5410 {
5411 return dpll->n << 16 | dpll->m1 << 8 | dpll->m2;
5412 }
5413
5414 static void i9xx_update_pll_dividers(struct intel_crtc *crtc,
5415 intel_clock_t *reduced_clock)
5416 {
5417 struct drm_device *dev = crtc->base.dev;
5418 u32 fp, fp2 = 0;
5419
5420 if (IS_PINEVIEW(dev)) {
5421 fp = pnv_dpll_compute_fp(&crtc->config.dpll);
5422 if (reduced_clock)
5423 fp2 = pnv_dpll_compute_fp(reduced_clock);
5424 } else {
5425 fp = i9xx_dpll_compute_fp(&crtc->config.dpll);
5426 if (reduced_clock)
5427 fp2 = i9xx_dpll_compute_fp(reduced_clock);
5428 }
5429
5430 crtc->config.dpll_hw_state.fp0 = fp;
5431
5432 crtc->lowfreq_avail = false;
5433 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
5434 reduced_clock && i915.powersave) {
5435 crtc->config.dpll_hw_state.fp1 = fp2;
5436 crtc->lowfreq_avail = true;
5437 } else {
5438 crtc->config.dpll_hw_state.fp1 = fp;
5439 }
5440 }
5441
5442 static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe
5443 pipe)
5444 {
5445 u32 reg_val;
5446
5447 /*
5448 * PLLB opamp always calibrates to max value of 0x3f, force enable it
5449 * and set it to a reasonable value instead.
5450 */
5451 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));
5452 reg_val &= 0xffffff00;
5453 reg_val |= 0x00000030;
5454 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);
5455
5456 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);
5457 reg_val &= 0x8cffffff;
5458 reg_val = 0x8c000000;
5459 vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);
5460
5461 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));
5462 reg_val &= 0xffffff00;
5463 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);
5464
5465 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);
5466 reg_val &= 0x00ffffff;
5467 reg_val |= 0xb0000000;
5468 vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);
5469 }
5470
5471 static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc,
5472 struct intel_link_m_n *m_n)
5473 {
5474 struct drm_device *dev = crtc->base.dev;
5475 struct drm_i915_private *dev_priv = dev->dev_private;
5476 int pipe = crtc->pipe;
5477
5478 I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
5479 I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n);
5480 I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m);
5481 I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n);
5482 }
5483
5484 static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
5485 struct intel_link_m_n *m_n)
5486 {
5487 struct drm_device *dev = crtc->base.dev;
5488 struct drm_i915_private *dev_priv = dev->dev_private;
5489 int pipe = crtc->pipe;
5490 enum transcoder transcoder = crtc->config.cpu_transcoder;
5491
5492 if (INTEL_INFO(dev)->gen >= 5) {
5493 I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m);
5494 I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n);
5495 I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m);
5496 I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n);
5497 } else {
5498 I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
5499 I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n);
5500 I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m);
5501 I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n);
5502 }
5503 }
5504
5505 static void intel_dp_set_m_n(struct intel_crtc *crtc)
5506 {
5507 if (crtc->config.has_pch_encoder)
5508 intel_pch_transcoder_set_m_n(crtc, &crtc->config.dp_m_n);
5509 else
5510 intel_cpu_transcoder_set_m_n(crtc, &crtc->config.dp_m_n);
5511 }
5512
5513 static void vlv_update_pll(struct intel_crtc *crtc)
5514 {
5515 u32 dpll, dpll_md;
5516
5517 /*
5518 * Enable DPIO clock input. We should never disable the reference
5519 * clock for pipe B, since VGA hotplug / manual detection depends
5520 * on it.
5521 */
5522 dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV |
5523 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV;
5524 /* We should never disable this, set it here for state tracking */
5525 if (crtc->pipe == PIPE_B)
5526 dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
5527 dpll |= DPLL_VCO_ENABLE;
5528 crtc->config.dpll_hw_state.dpll = dpll;
5529
5530 dpll_md = (crtc->config.pixel_multiplier - 1)
5531 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
5532 crtc->config.dpll_hw_state.dpll_md = dpll_md;
5533 }
5534
5535 static void vlv_prepare_pll(struct intel_crtc *crtc)
5536 {
5537 struct drm_device *dev = crtc->base.dev;
5538 struct drm_i915_private *dev_priv = dev->dev_private;
5539 int pipe = crtc->pipe;
5540 u32 mdiv;
5541 u32 bestn, bestm1, bestm2, bestp1, bestp2;
5542 u32 coreclk, reg_val;
5543
5544 mutex_lock(&dev_priv->dpio_lock);
5545
5546 bestn = crtc->config.dpll.n;
5547 bestm1 = crtc->config.dpll.m1;
5548 bestm2 = crtc->config.dpll.m2;
5549 bestp1 = crtc->config.dpll.p1;
5550 bestp2 = crtc->config.dpll.p2;
5551
5552 /* See eDP HDMI DPIO driver vbios notes doc */
5553
5554 /* PLL B needs special handling */
5555 if (pipe == PIPE_B)
5556 vlv_pllb_recal_opamp(dev_priv, pipe);
5557
5558 /* Set up Tx target for periodic Rcomp update */
5559 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f);
5560
5561 /* Disable target IRef on PLL */
5562 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe));
5563 reg_val &= 0x00ffffff;
5564 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val);
5565
5566 /* Disable fast lock */
5567 vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610);
5568
5569 /* Set idtafcrecal before PLL is enabled */
5570 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
5571 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
5572 mdiv |= ((bestn << DPIO_N_SHIFT));
5573 mdiv |= (1 << DPIO_K_SHIFT);
5574
5575 /*
5576 * Post divider depends on pixel clock rate, DAC vs digital (and LVDS,
5577 * but we don't support that).
5578 * Note: don't use the DAC post divider as it seems unstable.
5579 */
5580 mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT);
5581 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);
5582
5583 mdiv |= DPIO_ENABLE_CALIBRATION;
5584 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);
5585
5586 /* Set HBR and RBR LPF coefficients */
5587 if (crtc->config.port_clock == 162000 ||
5588 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_ANALOG) ||
5589 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI))
5590 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),
5591 0x009f0003);
5592 else
5593 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),
5594 0x00d0000f);
5595
5596 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP) ||
5597 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT)) {
5598 /* Use SSC source */
5599 if (pipe == PIPE_A)
5600 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
5601 0x0df40000);
5602 else
5603 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
5604 0x0df70000);
5605 } else { /* HDMI or VGA */
5606 /* Use bend source */
5607 if (pipe == PIPE_A)
5608 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
5609 0x0df70000);
5610 else
5611 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
5612 0x0df40000);
5613 }
5614
5615 coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe));
5616 coreclk = (coreclk & 0x0000ff00) | 0x01c00000;
5617 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT) ||
5618 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP))
5619 coreclk |= 0x01000000;
5620 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk);
5621
5622 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000);
5623 mutex_unlock(&dev_priv->dpio_lock);
5624 }
5625
5626 static void chv_update_pll(struct intel_crtc *crtc)
5627 {
5628 struct drm_device *dev = crtc->base.dev;
5629 struct drm_i915_private *dev_priv = dev->dev_private;
5630 int pipe = crtc->pipe;
5631 int dpll_reg = DPLL(crtc->pipe);
5632 enum dpio_channel port = vlv_pipe_to_channel(pipe);
5633 u32 loopfilter, intcoeff;
5634 u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac;
5635 int refclk;
5636
5637 crtc->config.dpll_hw_state.dpll = DPLL_SSC_REF_CLOCK_CHV |
5638 DPLL_REFA_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS |
5639 DPLL_VCO_ENABLE;
5640 if (pipe != PIPE_A)
5641 crtc->config.dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
5642
5643 crtc->config.dpll_hw_state.dpll_md =
5644 (crtc->config.pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
5645
5646 bestn = crtc->config.dpll.n;
5647 bestm2_frac = crtc->config.dpll.m2 & 0x3fffff;
5648 bestm1 = crtc->config.dpll.m1;
5649 bestm2 = crtc->config.dpll.m2 >> 22;
5650 bestp1 = crtc->config.dpll.p1;
5651 bestp2 = crtc->config.dpll.p2;
5652
5653 /*
5654 * Enable Refclk and SSC
5655 */
5656 I915_WRITE(dpll_reg,
5657 crtc->config.dpll_hw_state.dpll & ~DPLL_VCO_ENABLE);
5658
5659 mutex_lock(&dev_priv->dpio_lock);
5660
5661 /* p1 and p2 divider */
5662 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port),
5663 5 << DPIO_CHV_S1_DIV_SHIFT |
5664 bestp1 << DPIO_CHV_P1_DIV_SHIFT |
5665 bestp2 << DPIO_CHV_P2_DIV_SHIFT |
5666 1 << DPIO_CHV_K_DIV_SHIFT);
5667
5668 /* Feedback post-divider - m2 */
5669 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2);
5670
5671 /* Feedback refclk divider - n and m1 */
5672 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port),
5673 DPIO_CHV_M1_DIV_BY_2 |
5674 1 << DPIO_CHV_N_DIV_SHIFT);
5675
5676 /* M2 fraction division */
5677 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac);
5678
5679 /* M2 fraction division enable */
5680 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port),
5681 DPIO_CHV_FRAC_DIV_EN |
5682 (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT));
5683
5684 /* Loop filter */
5685 refclk = i9xx_get_refclk(&crtc->base, 0);
5686 loopfilter = 5 << DPIO_CHV_PROP_COEFF_SHIFT |
5687 2 << DPIO_CHV_GAIN_CTRL_SHIFT;
5688 if (refclk == 100000)
5689 intcoeff = 11;
5690 else if (refclk == 38400)
5691 intcoeff = 10;
5692 else
5693 intcoeff = 9;
5694 loopfilter |= intcoeff << DPIO_CHV_INT_COEFF_SHIFT;
5695 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter);
5696
5697 /* AFC Recal */
5698 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port),
5699 vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) |
5700 DPIO_AFC_RECAL);
5701
5702 mutex_unlock(&dev_priv->dpio_lock);
5703 }
5704
5705 static void i9xx_update_pll(struct intel_crtc *crtc,
5706 intel_clock_t *reduced_clock,
5707 int num_connectors)
5708 {
5709 struct drm_device *dev = crtc->base.dev;
5710 struct drm_i915_private *dev_priv = dev->dev_private;
5711 u32 dpll;
5712 bool is_sdvo;
5713 struct dpll *clock = &crtc->config.dpll;
5714
5715 i9xx_update_pll_dividers(crtc, reduced_clock);
5716
5717 is_sdvo = intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_SDVO) ||
5718 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI);
5719
5720 dpll = DPLL_VGA_MODE_DIS;
5721
5722 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS))
5723 dpll |= DPLLB_MODE_LVDS;
5724 else
5725 dpll |= DPLLB_MODE_DAC_SERIAL;
5726
5727 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
5728 dpll |= (crtc->config.pixel_multiplier - 1)
5729 << SDVO_MULTIPLIER_SHIFT_HIRES;
5730 }
5731
5732 if (is_sdvo)
5733 dpll |= DPLL_SDVO_HIGH_SPEED;
5734
5735 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT))
5736 dpll |= DPLL_SDVO_HIGH_SPEED;
5737
5738 /* compute bitmask from p1 value */
5739 if (IS_PINEVIEW(dev))
5740 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
5741 else {
5742 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5743 if (IS_G4X(dev) && reduced_clock)
5744 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
5745 }
5746 switch (clock->p2) {
5747 case 5:
5748 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
5749 break;
5750 case 7:
5751 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
5752 break;
5753 case 10:
5754 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
5755 break;
5756 case 14:
5757 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
5758 break;
5759 }
5760 if (INTEL_INFO(dev)->gen >= 4)
5761 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
5762
5763 if (crtc->config.sdvo_tv_clock)
5764 dpll |= PLL_REF_INPUT_TVCLKINBC;
5765 else if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
5766 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
5767 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
5768 else
5769 dpll |= PLL_REF_INPUT_DREFCLK;
5770
5771 dpll |= DPLL_VCO_ENABLE;
5772 crtc->config.dpll_hw_state.dpll = dpll;
5773
5774 if (INTEL_INFO(dev)->gen >= 4) {
5775 u32 dpll_md = (crtc->config.pixel_multiplier - 1)
5776 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
5777 crtc->config.dpll_hw_state.dpll_md = dpll_md;
5778 }
5779 }
5780
5781 static void i8xx_update_pll(struct intel_crtc *crtc,
5782 intel_clock_t *reduced_clock,
5783 int num_connectors)
5784 {
5785 struct drm_device *dev = crtc->base.dev;
5786 struct drm_i915_private *dev_priv = dev->dev_private;
5787 u32 dpll;
5788 struct dpll *clock = &crtc->config.dpll;
5789
5790 i9xx_update_pll_dividers(crtc, reduced_clock);
5791
5792 dpll = DPLL_VGA_MODE_DIS;
5793
5794 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS)) {
5795 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5796 } else {
5797 if (clock->p1 == 2)
5798 dpll |= PLL_P1_DIVIDE_BY_TWO;
5799 else
5800 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5801 if (clock->p2 == 4)
5802 dpll |= PLL_P2_DIVIDE_BY_4;
5803 }
5804
5805 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DVO))
5806 dpll |= DPLL_DVO_2X_MODE;
5807
5808 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
5809 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
5810 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
5811 else
5812 dpll |= PLL_REF_INPUT_DREFCLK;
5813
5814 dpll |= DPLL_VCO_ENABLE;
5815 crtc->config.dpll_hw_state.dpll = dpll;
5816 }
5817
5818 static void intel_set_pipe_timings(struct intel_crtc *intel_crtc)
5819 {
5820 struct drm_device *dev = intel_crtc->base.dev;
5821 struct drm_i915_private *dev_priv = dev->dev_private;
5822 enum pipe pipe = intel_crtc->pipe;
5823 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
5824 struct drm_display_mode *adjusted_mode =
5825 &intel_crtc->config.adjusted_mode;
5826 uint32_t crtc_vtotal, crtc_vblank_end;
5827 int vsyncshift = 0;
5828
5829 /* We need to be careful not to changed the adjusted mode, for otherwise
5830 * the hw state checker will get angry at the mismatch. */
5831 crtc_vtotal = adjusted_mode->crtc_vtotal;
5832 crtc_vblank_end = adjusted_mode->crtc_vblank_end;
5833
5834 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
5835 /* the chip adds 2 halflines automatically */
5836 crtc_vtotal -= 1;
5837 crtc_vblank_end -= 1;
5838
5839 if (intel_pipe_has_type(&intel_crtc->base, INTEL_OUTPUT_SDVO))
5840 vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2;
5841 else
5842 vsyncshift = adjusted_mode->crtc_hsync_start -
5843 adjusted_mode->crtc_htotal / 2;
5844 if (vsyncshift < 0)
5845 vsyncshift += adjusted_mode->crtc_htotal;
5846 }
5847
5848 if (INTEL_INFO(dev)->gen > 3)
5849 I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift);
5850
5851 I915_WRITE(HTOTAL(cpu_transcoder),
5852 (adjusted_mode->crtc_hdisplay - 1) |
5853 ((adjusted_mode->crtc_htotal - 1) << 16));
5854 I915_WRITE(HBLANK(cpu_transcoder),
5855 (adjusted_mode->crtc_hblank_start - 1) |
5856 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5857 I915_WRITE(HSYNC(cpu_transcoder),
5858 (adjusted_mode->crtc_hsync_start - 1) |
5859 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5860
5861 I915_WRITE(VTOTAL(cpu_transcoder),
5862 (adjusted_mode->crtc_vdisplay - 1) |
5863 ((crtc_vtotal - 1) << 16));
5864 I915_WRITE(VBLANK(cpu_transcoder),
5865 (adjusted_mode->crtc_vblank_start - 1) |
5866 ((crtc_vblank_end - 1) << 16));
5867 I915_WRITE(VSYNC(cpu_transcoder),
5868 (adjusted_mode->crtc_vsync_start - 1) |
5869 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5870
5871 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
5872 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
5873 * documented on the DDI_FUNC_CTL register description, EDP Input Select
5874 * bits. */
5875 if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP &&
5876 (pipe == PIPE_B || pipe == PIPE_C))
5877 I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder)));
5878
5879 /* pipesrc controls the size that is scaled from, which should
5880 * always be the user's requested size.
5881 */
5882 I915_WRITE(PIPESRC(pipe),
5883 ((intel_crtc->config.pipe_src_w - 1) << 16) |
5884 (intel_crtc->config.pipe_src_h - 1));
5885 }
5886
5887 static void intel_get_pipe_timings(struct intel_crtc *crtc,
5888 struct intel_crtc_config *pipe_config)
5889 {
5890 struct drm_device *dev = crtc->base.dev;
5891 struct drm_i915_private *dev_priv = dev->dev_private;
5892 enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
5893 uint32_t tmp;
5894
5895 tmp = I915_READ(HTOTAL(cpu_transcoder));
5896 pipe_config->adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1;
5897 pipe_config->adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1;
5898 tmp = I915_READ(HBLANK(cpu_transcoder));
5899 pipe_config->adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1;
5900 pipe_config->adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1;
5901 tmp = I915_READ(HSYNC(cpu_transcoder));
5902 pipe_config->adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1;
5903 pipe_config->adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1;
5904
5905 tmp = I915_READ(VTOTAL(cpu_transcoder));
5906 pipe_config->adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1;
5907 pipe_config->adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1;
5908 tmp = I915_READ(VBLANK(cpu_transcoder));
5909 pipe_config->adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1;
5910 pipe_config->adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1;
5911 tmp = I915_READ(VSYNC(cpu_transcoder));
5912 pipe_config->adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1;
5913 pipe_config->adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1;
5914
5915 if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) {
5916 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE;
5917 pipe_config->adjusted_mode.crtc_vtotal += 1;
5918 pipe_config->adjusted_mode.crtc_vblank_end += 1;
5919 }
5920
5921 tmp = I915_READ(PIPESRC(crtc->pipe));
5922 pipe_config->pipe_src_h = (tmp & 0xffff) + 1;
5923 pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1;
5924
5925 pipe_config->requested_mode.vdisplay = pipe_config->pipe_src_h;
5926 pipe_config->requested_mode.hdisplay = pipe_config->pipe_src_w;
5927 }
5928
5929 void intel_mode_from_pipe_config(struct drm_display_mode *mode,
5930 struct intel_crtc_config *pipe_config)
5931 {
5932 mode->hdisplay = pipe_config->adjusted_mode.crtc_hdisplay;
5933 mode->htotal = pipe_config->adjusted_mode.crtc_htotal;
5934 mode->hsync_start = pipe_config->adjusted_mode.crtc_hsync_start;
5935 mode->hsync_end = pipe_config->adjusted_mode.crtc_hsync_end;
5936
5937 mode->vdisplay = pipe_config->adjusted_mode.crtc_vdisplay;
5938 mode->vtotal = pipe_config->adjusted_mode.crtc_vtotal;
5939 mode->vsync_start = pipe_config->adjusted_mode.crtc_vsync_start;
5940 mode->vsync_end = pipe_config->adjusted_mode.crtc_vsync_end;
5941
5942 mode->flags = pipe_config->adjusted_mode.flags;
5943
5944 mode->clock = pipe_config->adjusted_mode.crtc_clock;
5945 mode->flags |= pipe_config->adjusted_mode.flags;
5946 }
5947
5948 static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc)
5949 {
5950 struct drm_device *dev = intel_crtc->base.dev;
5951 struct drm_i915_private *dev_priv = dev->dev_private;
5952 uint32_t pipeconf;
5953
5954 pipeconf = 0;
5955
5956 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
5957 I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE)
5958 pipeconf |= PIPECONF_ENABLE;
5959
5960 if (intel_crtc->config.double_wide)
5961 pipeconf |= PIPECONF_DOUBLE_WIDE;
5962
5963 /* only g4x and later have fancy bpc/dither controls */
5964 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
5965 /* Bspec claims that we can't use dithering for 30bpp pipes. */
5966 if (intel_crtc->config.dither && intel_crtc->config.pipe_bpp != 30)
5967 pipeconf |= PIPECONF_DITHER_EN |
5968 PIPECONF_DITHER_TYPE_SP;
5969
5970 switch (intel_crtc->config.pipe_bpp) {
5971 case 18:
5972 pipeconf |= PIPECONF_6BPC;
5973 break;
5974 case 24:
5975 pipeconf |= PIPECONF_8BPC;
5976 break;
5977 case 30:
5978 pipeconf |= PIPECONF_10BPC;
5979 break;
5980 default:
5981 /* Case prevented by intel_choose_pipe_bpp_dither. */
5982 BUG();
5983 }
5984 }
5985
5986 if (HAS_PIPE_CXSR(dev)) {
5987 if (intel_crtc->lowfreq_avail) {
5988 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
5989 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
5990 } else {
5991 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
5992 }
5993 }
5994
5995 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) {
5996 if (INTEL_INFO(dev)->gen < 4 ||
5997 intel_pipe_has_type(&intel_crtc->base, INTEL_OUTPUT_SDVO))
5998 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
5999 else
6000 pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT;
6001 } else
6002 pipeconf |= PIPECONF_PROGRESSIVE;
6003
6004 if (IS_VALLEYVIEW(dev) && intel_crtc->config.limited_color_range)
6005 pipeconf |= PIPECONF_COLOR_RANGE_SELECT;
6006
6007 I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf);
6008 POSTING_READ(PIPECONF(intel_crtc->pipe));
6009 }
6010
6011 static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
6012 int x, int y,
6013 struct drm_framebuffer *fb)
6014 {
6015 struct drm_device *dev = crtc->dev;
6016 struct drm_i915_private *dev_priv = dev->dev_private;
6017 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6018 int refclk, num_connectors = 0;
6019 intel_clock_t clock, reduced_clock;
6020 bool ok, has_reduced_clock = false;
6021 bool is_lvds = false, is_dsi = false;
6022 struct intel_encoder *encoder;
6023 const intel_limit_t *limit;
6024
6025 for_each_encoder_on_crtc(dev, crtc, encoder) {
6026 switch (encoder->type) {
6027 case INTEL_OUTPUT_LVDS:
6028 is_lvds = true;
6029 break;
6030 case INTEL_OUTPUT_DSI:
6031 is_dsi = true;
6032 break;
6033 }
6034
6035 num_connectors++;
6036 }
6037
6038 if (is_dsi)
6039 return 0;
6040
6041 if (!intel_crtc->config.clock_set) {
6042 refclk = i9xx_get_refclk(crtc, num_connectors);
6043
6044 /*
6045 * Returns a set of divisors for the desired target clock with
6046 * the given refclk, or FALSE. The returned values represent
6047 * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n +
6048 * 2) / p1 / p2.
6049 */
6050 limit = intel_limit(crtc, refclk);
6051 ok = dev_priv->display.find_dpll(limit, crtc,
6052 intel_crtc->config.port_clock,
6053 refclk, NULL, &clock);
6054 if (!ok) {
6055 DRM_ERROR("Couldn't find PLL settings for mode!\n");
6056 return -EINVAL;
6057 }
6058
6059 if (is_lvds && dev_priv->lvds_downclock_avail) {
6060 /*
6061 * Ensure we match the reduced clock's P to the target
6062 * clock. If the clocks don't match, we can't switch
6063 * the display clock by using the FP0/FP1. In such case
6064 * we will disable the LVDS downclock feature.
6065 */
6066 has_reduced_clock =
6067 dev_priv->display.find_dpll(limit, crtc,
6068 dev_priv->lvds_downclock,
6069 refclk, &clock,
6070 &reduced_clock);
6071 }
6072 /* Compat-code for transition, will disappear. */
6073 intel_crtc->config.dpll.n = clock.n;
6074 intel_crtc->config.dpll.m1 = clock.m1;
6075 intel_crtc->config.dpll.m2 = clock.m2;
6076 intel_crtc->config.dpll.p1 = clock.p1;
6077 intel_crtc->config.dpll.p2 = clock.p2;
6078 }
6079
6080 if (IS_GEN2(dev)) {
6081 i8xx_update_pll(intel_crtc,
6082 has_reduced_clock ? &reduced_clock : NULL,
6083 num_connectors);
6084 } else if (IS_CHERRYVIEW(dev)) {
6085 chv_update_pll(intel_crtc);
6086 } else if (IS_VALLEYVIEW(dev)) {
6087 vlv_update_pll(intel_crtc);
6088 } else {
6089 i9xx_update_pll(intel_crtc,
6090 has_reduced_clock ? &reduced_clock : NULL,
6091 num_connectors);
6092 }
6093
6094 return 0;
6095 }
6096
6097 static void i9xx_get_pfit_config(struct intel_crtc *crtc,
6098 struct intel_crtc_config *pipe_config)
6099 {
6100 struct drm_device *dev = crtc->base.dev;
6101 struct drm_i915_private *dev_priv = dev->dev_private;
6102 uint32_t tmp;
6103
6104 if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev)))
6105 return;
6106
6107 tmp = I915_READ(PFIT_CONTROL);
6108 if (!(tmp & PFIT_ENABLE))
6109 return;
6110
6111 /* Check whether the pfit is attached to our pipe. */
6112 if (INTEL_INFO(dev)->gen < 4) {
6113 if (crtc->pipe != PIPE_B)
6114 return;
6115 } else {
6116 if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT))
6117 return;
6118 }
6119
6120 pipe_config->gmch_pfit.control = tmp;
6121 pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS);
6122 if (INTEL_INFO(dev)->gen < 5)
6123 pipe_config->gmch_pfit.lvds_border_bits =
6124 I915_READ(LVDS) & LVDS_BORDER_ENABLE;
6125 }
6126
6127 static void vlv_crtc_clock_get(struct intel_crtc *crtc,
6128 struct intel_crtc_config *pipe_config)
6129 {
6130 struct drm_device *dev = crtc->base.dev;
6131 struct drm_i915_private *dev_priv = dev->dev_private;
6132 int pipe = pipe_config->cpu_transcoder;
6133 intel_clock_t clock;
6134 u32 mdiv;
6135 int refclk = 100000;
6136
6137 mutex_lock(&dev_priv->dpio_lock);
6138 mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe));
6139 mutex_unlock(&dev_priv->dpio_lock);
6140
6141 clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7;
6142 clock.m2 = mdiv & DPIO_M2DIV_MASK;
6143 clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf;
6144 clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7;
6145 clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f;
6146
6147 vlv_clock(refclk, &clock);
6148
6149 /* clock.dot is the fast clock */
6150 pipe_config->port_clock = clock.dot / 5;
6151 }
6152
6153 static void i9xx_get_plane_config(struct intel_crtc *crtc,
6154 struct intel_plane_config *plane_config)
6155 {
6156 struct drm_device *dev = crtc->base.dev;
6157 struct drm_i915_private *dev_priv = dev->dev_private;
6158 u32 val, base, offset;
6159 int pipe = crtc->pipe, plane = crtc->plane;
6160 int fourcc, pixel_format;
6161 int aligned_height;
6162
6163 crtc->base.primary->fb = kzalloc(sizeof(struct intel_framebuffer), GFP_KERNEL);
6164 if (!crtc->base.primary->fb) {
6165 DRM_DEBUG_KMS("failed to alloc fb\n");
6166 return;
6167 }
6168
6169 val = I915_READ(DSPCNTR(plane));
6170
6171 if (INTEL_INFO(dev)->gen >= 4)
6172 if (val & DISPPLANE_TILED)
6173 plane_config->tiled = true;
6174
6175 pixel_format = val & DISPPLANE_PIXFORMAT_MASK;
6176 fourcc = intel_format_to_fourcc(pixel_format);
6177 crtc->base.primary->fb->pixel_format = fourcc;
6178 crtc->base.primary->fb->bits_per_pixel =
6179 drm_format_plane_cpp(fourcc, 0) * 8;
6180
6181 if (INTEL_INFO(dev)->gen >= 4) {
6182 if (plane_config->tiled)
6183 offset = I915_READ(DSPTILEOFF(plane));
6184 else
6185 offset = I915_READ(DSPLINOFF(plane));
6186 base = I915_READ(DSPSURF(plane)) & 0xfffff000;
6187 } else {
6188 base = I915_READ(DSPADDR(plane));
6189 }
6190 plane_config->base = base;
6191
6192 val = I915_READ(PIPESRC(pipe));
6193 crtc->base.primary->fb->width = ((val >> 16) & 0xfff) + 1;
6194 crtc->base.primary->fb->height = ((val >> 0) & 0xfff) + 1;
6195
6196 val = I915_READ(DSPSTRIDE(pipe));
6197 crtc->base.primary->fb->pitches[0] = val & 0xffffff80;
6198
6199 aligned_height = intel_align_height(dev, crtc->base.primary->fb->height,
6200 plane_config->tiled);
6201
6202 plane_config->size = PAGE_ALIGN(crtc->base.primary->fb->pitches[0] *
6203 aligned_height);
6204
6205 DRM_DEBUG_KMS("pipe/plane %d/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
6206 pipe, plane, crtc->base.primary->fb->width,
6207 crtc->base.primary->fb->height,
6208 crtc->base.primary->fb->bits_per_pixel, base,
6209 crtc->base.primary->fb->pitches[0],
6210 plane_config->size);
6211
6212 }
6213
6214 static void chv_crtc_clock_get(struct intel_crtc *crtc,
6215 struct intel_crtc_config *pipe_config)
6216 {
6217 struct drm_device *dev = crtc->base.dev;
6218 struct drm_i915_private *dev_priv = dev->dev_private;
6219 int pipe = pipe_config->cpu_transcoder;
6220 enum dpio_channel port = vlv_pipe_to_channel(pipe);
6221 intel_clock_t clock;
6222 u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2;
6223 int refclk = 100000;
6224
6225 mutex_lock(&dev_priv->dpio_lock);
6226 cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port));
6227 pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port));
6228 pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port));
6229 pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port));
6230 mutex_unlock(&dev_priv->dpio_lock);
6231
6232 clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0;
6233 clock.m2 = ((pll_dw0 & 0xff) << 22) | (pll_dw2 & 0x3fffff);
6234 clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf;
6235 clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7;
6236 clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f;
6237
6238 chv_clock(refclk, &clock);
6239
6240 /* clock.dot is the fast clock */
6241 pipe_config->port_clock = clock.dot / 5;
6242 }
6243
6244 static bool i9xx_get_pipe_config(struct intel_crtc *crtc,
6245 struct intel_crtc_config *pipe_config)
6246 {
6247 struct drm_device *dev = crtc->base.dev;
6248 struct drm_i915_private *dev_priv = dev->dev_private;
6249 uint32_t tmp;
6250
6251 if (!intel_display_power_enabled(dev_priv,
6252 POWER_DOMAIN_PIPE(crtc->pipe)))
6253 return false;
6254
6255 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
6256 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
6257
6258 tmp = I915_READ(PIPECONF(crtc->pipe));
6259 if (!(tmp & PIPECONF_ENABLE))
6260 return false;
6261
6262 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
6263 switch (tmp & PIPECONF_BPC_MASK) {
6264 case PIPECONF_6BPC:
6265 pipe_config->pipe_bpp = 18;
6266 break;
6267 case PIPECONF_8BPC:
6268 pipe_config->pipe_bpp = 24;
6269 break;
6270 case PIPECONF_10BPC:
6271 pipe_config->pipe_bpp = 30;
6272 break;
6273 default:
6274 break;
6275 }
6276 }
6277
6278 if (IS_VALLEYVIEW(dev) && (tmp & PIPECONF_COLOR_RANGE_SELECT))
6279 pipe_config->limited_color_range = true;
6280
6281 if (INTEL_INFO(dev)->gen < 4)
6282 pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE;
6283
6284 intel_get_pipe_timings(crtc, pipe_config);
6285
6286 i9xx_get_pfit_config(crtc, pipe_config);
6287
6288 if (INTEL_INFO(dev)->gen >= 4) {
6289 tmp = I915_READ(DPLL_MD(crtc->pipe));
6290 pipe_config->pixel_multiplier =
6291 ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK)
6292 >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1;
6293 pipe_config->dpll_hw_state.dpll_md = tmp;
6294 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
6295 tmp = I915_READ(DPLL(crtc->pipe));
6296 pipe_config->pixel_multiplier =
6297 ((tmp & SDVO_MULTIPLIER_MASK)
6298 >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1;
6299 } else {
6300 /* Note that on i915G/GM the pixel multiplier is in the sdvo
6301 * port and will be fixed up in the encoder->get_config
6302 * function. */
6303 pipe_config->pixel_multiplier = 1;
6304 }
6305 pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe));
6306 if (!IS_VALLEYVIEW(dev)) {
6307 pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe));
6308 pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe));
6309 } else {
6310 /* Mask out read-only status bits. */
6311 pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV |
6312 DPLL_PORTC_READY_MASK |
6313 DPLL_PORTB_READY_MASK);
6314 }
6315
6316 if (IS_CHERRYVIEW(dev))
6317 chv_crtc_clock_get(crtc, pipe_config);
6318 else if (IS_VALLEYVIEW(dev))
6319 vlv_crtc_clock_get(crtc, pipe_config);
6320 else
6321 i9xx_crtc_clock_get(crtc, pipe_config);
6322
6323 return true;
6324 }
6325
6326 static void ironlake_init_pch_refclk(struct drm_device *dev)
6327 {
6328 struct drm_i915_private *dev_priv = dev->dev_private;
6329 struct drm_mode_config *mode_config = &dev->mode_config;
6330 struct intel_encoder *encoder;
6331 u32 val, final;
6332 bool has_lvds = false;
6333 bool has_cpu_edp = false;
6334 bool has_panel = false;
6335 bool has_ck505 = false;
6336 bool can_ssc = false;
6337
6338 /* We need to take the global config into account */
6339 list_for_each_entry(encoder, &mode_config->encoder_list,
6340 base.head) {
6341 switch (encoder->type) {
6342 case INTEL_OUTPUT_LVDS:
6343 has_panel = true;
6344 has_lvds = true;
6345 break;
6346 case INTEL_OUTPUT_EDP:
6347 has_panel = true;
6348 if (enc_to_dig_port(&encoder->base)->port == PORT_A)
6349 has_cpu_edp = true;
6350 break;
6351 }
6352 }
6353
6354 if (HAS_PCH_IBX(dev)) {
6355 has_ck505 = dev_priv->vbt.display_clock_mode;
6356 can_ssc = has_ck505;
6357 } else {
6358 has_ck505 = false;
6359 can_ssc = true;
6360 }
6361
6362 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n",
6363 has_panel, has_lvds, has_ck505);
6364
6365 /* Ironlake: try to setup display ref clock before DPLL
6366 * enabling. This is only under driver's control after
6367 * PCH B stepping, previous chipset stepping should be
6368 * ignoring this setting.
6369 */
6370 val = I915_READ(PCH_DREF_CONTROL);
6371
6372 /* As we must carefully and slowly disable/enable each source in turn,
6373 * compute the final state we want first and check if we need to
6374 * make any changes at all.
6375 */
6376 final = val;
6377 final &= ~DREF_NONSPREAD_SOURCE_MASK;
6378 if (has_ck505)
6379 final |= DREF_NONSPREAD_CK505_ENABLE;
6380 else
6381 final |= DREF_NONSPREAD_SOURCE_ENABLE;
6382
6383 final &= ~DREF_SSC_SOURCE_MASK;
6384 final &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
6385 final &= ~DREF_SSC1_ENABLE;
6386
6387 if (has_panel) {
6388 final |= DREF_SSC_SOURCE_ENABLE;
6389
6390 if (intel_panel_use_ssc(dev_priv) && can_ssc)
6391 final |= DREF_SSC1_ENABLE;
6392
6393 if (has_cpu_edp) {
6394 if (intel_panel_use_ssc(dev_priv) && can_ssc)
6395 final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
6396 else
6397 final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
6398 } else
6399 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6400 } else {
6401 final |= DREF_SSC_SOURCE_DISABLE;
6402 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6403 }
6404
6405 if (final == val)
6406 return;
6407
6408 /* Always enable nonspread source */
6409 val &= ~DREF_NONSPREAD_SOURCE_MASK;
6410
6411 if (has_ck505)
6412 val |= DREF_NONSPREAD_CK505_ENABLE;
6413 else
6414 val |= DREF_NONSPREAD_SOURCE_ENABLE;
6415
6416 if (has_panel) {
6417 val &= ~DREF_SSC_SOURCE_MASK;
6418 val |= DREF_SSC_SOURCE_ENABLE;
6419
6420 /* SSC must be turned on before enabling the CPU output */
6421 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
6422 DRM_DEBUG_KMS("Using SSC on panel\n");
6423 val |= DREF_SSC1_ENABLE;
6424 } else
6425 val &= ~DREF_SSC1_ENABLE;
6426
6427 /* Get SSC going before enabling the outputs */
6428 I915_WRITE(PCH_DREF_CONTROL, val);
6429 POSTING_READ(PCH_DREF_CONTROL);
6430 udelay(200);
6431
6432 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
6433
6434 /* Enable CPU source on CPU attached eDP */
6435 if (has_cpu_edp) {
6436 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
6437 DRM_DEBUG_KMS("Using SSC on eDP\n");
6438 val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
6439 } else
6440 val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
6441 } else
6442 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6443
6444 I915_WRITE(PCH_DREF_CONTROL, val);
6445 POSTING_READ(PCH_DREF_CONTROL);
6446 udelay(200);
6447 } else {
6448 DRM_DEBUG_KMS("Disabling SSC entirely\n");
6449
6450 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
6451
6452 /* Turn off CPU output */
6453 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6454
6455 I915_WRITE(PCH_DREF_CONTROL, val);
6456 POSTING_READ(PCH_DREF_CONTROL);
6457 udelay(200);
6458
6459 /* Turn off the SSC source */
6460 val &= ~DREF_SSC_SOURCE_MASK;
6461 val |= DREF_SSC_SOURCE_DISABLE;
6462
6463 /* Turn off SSC1 */
6464 val &= ~DREF_SSC1_ENABLE;
6465
6466 I915_WRITE(PCH_DREF_CONTROL, val);
6467 POSTING_READ(PCH_DREF_CONTROL);
6468 udelay(200);
6469 }
6470
6471 BUG_ON(val != final);
6472 }
6473
6474 static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv)
6475 {
6476 uint32_t tmp;
6477
6478 tmp = I915_READ(SOUTH_CHICKEN2);
6479 tmp |= FDI_MPHY_IOSFSB_RESET_CTL;
6480 I915_WRITE(SOUTH_CHICKEN2, tmp);
6481
6482 if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) &
6483 FDI_MPHY_IOSFSB_RESET_STATUS, 100))
6484 DRM_ERROR("FDI mPHY reset assert timeout\n");
6485
6486 tmp = I915_READ(SOUTH_CHICKEN2);
6487 tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL;
6488 I915_WRITE(SOUTH_CHICKEN2, tmp);
6489
6490 if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) &
6491 FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100))
6492 DRM_ERROR("FDI mPHY reset de-assert timeout\n");
6493 }
6494
6495 /* WaMPhyProgramming:hsw */
6496 static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv)
6497 {
6498 uint32_t tmp;
6499
6500 tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY);
6501 tmp &= ~(0xFF << 24);
6502 tmp |= (0x12 << 24);
6503 intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY);
6504
6505 tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY);
6506 tmp |= (1 << 11);
6507 intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY);
6508
6509 tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY);
6510 tmp |= (1 << 11);
6511 intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY);
6512
6513 tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY);
6514 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
6515 intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY);
6516
6517 tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY);
6518 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
6519 intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY);
6520
6521 tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY);
6522 tmp &= ~(7 << 13);
6523 tmp |= (5 << 13);
6524 intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY);
6525
6526 tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY);
6527 tmp &= ~(7 << 13);
6528 tmp |= (5 << 13);
6529 intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY);
6530
6531 tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY);
6532 tmp &= ~0xFF;
6533 tmp |= 0x1C;
6534 intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY);
6535
6536 tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY);
6537 tmp &= ~0xFF;
6538 tmp |= 0x1C;
6539 intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY);
6540
6541 tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY);
6542 tmp &= ~(0xFF << 16);
6543 tmp |= (0x1C << 16);
6544 intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY);
6545
6546 tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY);
6547 tmp &= ~(0xFF << 16);
6548 tmp |= (0x1C << 16);
6549 intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY);
6550
6551 tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY);
6552 tmp |= (1 << 27);
6553 intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY);
6554
6555 tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY);
6556 tmp |= (1 << 27);
6557 intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY);
6558
6559 tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY);
6560 tmp &= ~(0xF << 28);
6561 tmp |= (4 << 28);
6562 intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY);
6563
6564 tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY);
6565 tmp &= ~(0xF << 28);
6566 tmp |= (4 << 28);
6567 intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY);
6568 }
6569
6570 /* Implements 3 different sequences from BSpec chapter "Display iCLK
6571 * Programming" based on the parameters passed:
6572 * - Sequence to enable CLKOUT_DP
6573 * - Sequence to enable CLKOUT_DP without spread
6574 * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O
6575 */
6576 static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread,
6577 bool with_fdi)
6578 {
6579 struct drm_i915_private *dev_priv = dev->dev_private;
6580 uint32_t reg, tmp;
6581
6582 if (WARN(with_fdi && !with_spread, "FDI requires downspread\n"))
6583 with_spread = true;
6584 if (WARN(dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE &&
6585 with_fdi, "LP PCH doesn't have FDI\n"))
6586 with_fdi = false;
6587
6588 mutex_lock(&dev_priv->dpio_lock);
6589
6590 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
6591 tmp &= ~SBI_SSCCTL_DISABLE;
6592 tmp |= SBI_SSCCTL_PATHALT;
6593 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
6594
6595 udelay(24);
6596
6597 if (with_spread) {
6598 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
6599 tmp &= ~SBI_SSCCTL_PATHALT;
6600 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
6601
6602 if (with_fdi) {
6603 lpt_reset_fdi_mphy(dev_priv);
6604 lpt_program_fdi_mphy(dev_priv);
6605 }
6606 }
6607
6608 reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ?
6609 SBI_GEN0 : SBI_DBUFF0;
6610 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
6611 tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE;
6612 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
6613
6614 mutex_unlock(&dev_priv->dpio_lock);
6615 }
6616
6617 /* Sequence to disable CLKOUT_DP */
6618 static void lpt_disable_clkout_dp(struct drm_device *dev)
6619 {
6620 struct drm_i915_private *dev_priv = dev->dev_private;
6621 uint32_t reg, tmp;
6622
6623 mutex_lock(&dev_priv->dpio_lock);
6624
6625 reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ?
6626 SBI_GEN0 : SBI_DBUFF0;
6627 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
6628 tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE;
6629 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
6630
6631 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
6632 if (!(tmp & SBI_SSCCTL_DISABLE)) {
6633 if (!(tmp & SBI_SSCCTL_PATHALT)) {
6634 tmp |= SBI_SSCCTL_PATHALT;
6635 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
6636 udelay(32);
6637 }
6638 tmp |= SBI_SSCCTL_DISABLE;
6639 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
6640 }
6641
6642 mutex_unlock(&dev_priv->dpio_lock);
6643 }
6644
6645 static void lpt_init_pch_refclk(struct drm_device *dev)
6646 {
6647 struct drm_mode_config *mode_config = &dev->mode_config;
6648 struct intel_encoder *encoder;
6649 bool has_vga = false;
6650
6651 list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
6652 switch (encoder->type) {
6653 case INTEL_OUTPUT_ANALOG:
6654 has_vga = true;
6655 break;
6656 }
6657 }
6658
6659 if (has_vga)
6660 lpt_enable_clkout_dp(dev, true, true);
6661 else
6662 lpt_disable_clkout_dp(dev);
6663 }
6664
6665 /*
6666 * Initialize reference clocks when the driver loads
6667 */
6668 void intel_init_pch_refclk(struct drm_device *dev)
6669 {
6670 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
6671 ironlake_init_pch_refclk(dev);
6672 else if (HAS_PCH_LPT(dev))
6673 lpt_init_pch_refclk(dev);
6674 }
6675
6676 static int ironlake_get_refclk(struct drm_crtc *crtc)
6677 {
6678 struct drm_device *dev = crtc->dev;
6679 struct drm_i915_private *dev_priv = dev->dev_private;
6680 struct intel_encoder *encoder;
6681 int num_connectors = 0;
6682 bool is_lvds = false;
6683
6684 for_each_encoder_on_crtc(dev, crtc, encoder) {
6685 switch (encoder->type) {
6686 case INTEL_OUTPUT_LVDS:
6687 is_lvds = true;
6688 break;
6689 }
6690 num_connectors++;
6691 }
6692
6693 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
6694 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n",
6695 dev_priv->vbt.lvds_ssc_freq);
6696 return dev_priv->vbt.lvds_ssc_freq;
6697 }
6698
6699 return 120000;
6700 }
6701
6702 static void ironlake_set_pipeconf(struct drm_crtc *crtc)
6703 {
6704 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
6705 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6706 int pipe = intel_crtc->pipe;
6707 uint32_t val;
6708
6709 val = 0;
6710
6711 switch (intel_crtc->config.pipe_bpp) {
6712 case 18:
6713 val |= PIPECONF_6BPC;
6714 break;
6715 case 24:
6716 val |= PIPECONF_8BPC;
6717 break;
6718 case 30:
6719 val |= PIPECONF_10BPC;
6720 break;
6721 case 36:
6722 val |= PIPECONF_12BPC;
6723 break;
6724 default:
6725 /* Case prevented by intel_choose_pipe_bpp_dither. */
6726 BUG();
6727 }
6728
6729 if (intel_crtc->config.dither)
6730 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
6731
6732 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
6733 val |= PIPECONF_INTERLACED_ILK;
6734 else
6735 val |= PIPECONF_PROGRESSIVE;
6736
6737 if (intel_crtc->config.limited_color_range)
6738 val |= PIPECONF_COLOR_RANGE_SELECT;
6739
6740 I915_WRITE(PIPECONF(pipe), val);
6741 POSTING_READ(PIPECONF(pipe));
6742 }
6743
6744 /*
6745 * Set up the pipe CSC unit.
6746 *
6747 * Currently only full range RGB to limited range RGB conversion
6748 * is supported, but eventually this should handle various
6749 * RGB<->YCbCr scenarios as well.
6750 */
6751 static void intel_set_pipe_csc(struct drm_crtc *crtc)
6752 {
6753 struct drm_device *dev = crtc->dev;
6754 struct drm_i915_private *dev_priv = dev->dev_private;
6755 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6756 int pipe = intel_crtc->pipe;
6757 uint16_t coeff = 0x7800; /* 1.0 */
6758
6759 /*
6760 * TODO: Check what kind of values actually come out of the pipe
6761 * with these coeff/postoff values and adjust to get the best
6762 * accuracy. Perhaps we even need to take the bpc value into
6763 * consideration.
6764 */
6765
6766 if (intel_crtc->config.limited_color_range)
6767 coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */
6768
6769 /*
6770 * GY/GU and RY/RU should be the other way around according
6771 * to BSpec, but reality doesn't agree. Just set them up in
6772 * a way that results in the correct picture.
6773 */
6774 I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16);
6775 I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0);
6776
6777 I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff);
6778 I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0);
6779
6780 I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0);
6781 I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16);
6782
6783 I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0);
6784 I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0);
6785 I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0);
6786
6787 if (INTEL_INFO(dev)->gen > 6) {
6788 uint16_t postoff = 0;
6789
6790 if (intel_crtc->config.limited_color_range)
6791 postoff = (16 * (1 << 12) / 255) & 0x1fff;
6792
6793 I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff);
6794 I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff);
6795 I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff);
6796
6797 I915_WRITE(PIPE_CSC_MODE(pipe), 0);
6798 } else {
6799 uint32_t mode = CSC_MODE_YUV_TO_RGB;
6800
6801 if (intel_crtc->config.limited_color_range)
6802 mode |= CSC_BLACK_SCREEN_OFFSET;
6803
6804 I915_WRITE(PIPE_CSC_MODE(pipe), mode);
6805 }
6806 }
6807
6808 static void haswell_set_pipeconf(struct drm_crtc *crtc)
6809 {
6810 struct drm_device *dev = crtc->dev;
6811 struct drm_i915_private *dev_priv = dev->dev_private;
6812 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6813 enum pipe pipe = intel_crtc->pipe;
6814 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
6815 uint32_t val;
6816
6817 val = 0;
6818
6819 if (IS_HASWELL(dev) && intel_crtc->config.dither)
6820 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
6821
6822 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
6823 val |= PIPECONF_INTERLACED_ILK;
6824 else
6825 val |= PIPECONF_PROGRESSIVE;
6826
6827 I915_WRITE(PIPECONF(cpu_transcoder), val);
6828 POSTING_READ(PIPECONF(cpu_transcoder));
6829
6830 I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT);
6831 POSTING_READ(GAMMA_MODE(intel_crtc->pipe));
6832
6833 if (IS_BROADWELL(dev)) {
6834 val = 0;
6835
6836 switch (intel_crtc->config.pipe_bpp) {
6837 case 18:
6838 val |= PIPEMISC_DITHER_6_BPC;
6839 break;
6840 case 24:
6841 val |= PIPEMISC_DITHER_8_BPC;
6842 break;
6843 case 30:
6844 val |= PIPEMISC_DITHER_10_BPC;
6845 break;
6846 case 36:
6847 val |= PIPEMISC_DITHER_12_BPC;
6848 break;
6849 default:
6850 /* Case prevented by pipe_config_set_bpp. */
6851 BUG();
6852 }
6853
6854 if (intel_crtc->config.dither)
6855 val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP;
6856
6857 I915_WRITE(PIPEMISC(pipe), val);
6858 }
6859 }
6860
6861 static bool ironlake_compute_clocks(struct drm_crtc *crtc,
6862 intel_clock_t *clock,
6863 bool *has_reduced_clock,
6864 intel_clock_t *reduced_clock)
6865 {
6866 struct drm_device *dev = crtc->dev;
6867 struct drm_i915_private *dev_priv = dev->dev_private;
6868 struct intel_encoder *intel_encoder;
6869 int refclk;
6870 const intel_limit_t *limit;
6871 bool ret, is_lvds = false;
6872
6873 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
6874 switch (intel_encoder->type) {
6875 case INTEL_OUTPUT_LVDS:
6876 is_lvds = true;
6877 break;
6878 }
6879 }
6880
6881 refclk = ironlake_get_refclk(crtc);
6882
6883 /*
6884 * Returns a set of divisors for the desired target clock with the given
6885 * refclk, or FALSE. The returned values represent the clock equation:
6886 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
6887 */
6888 limit = intel_limit(crtc, refclk);
6889 ret = dev_priv->display.find_dpll(limit, crtc,
6890 to_intel_crtc(crtc)->config.port_clock,
6891 refclk, NULL, clock);
6892 if (!ret)
6893 return false;
6894
6895 if (is_lvds && dev_priv->lvds_downclock_avail) {
6896 /*
6897 * Ensure we match the reduced clock's P to the target clock.
6898 * If the clocks don't match, we can't switch the display clock
6899 * by using the FP0/FP1. In such case we will disable the LVDS
6900 * downclock feature.
6901 */
6902 *has_reduced_clock =
6903 dev_priv->display.find_dpll(limit, crtc,
6904 dev_priv->lvds_downclock,
6905 refclk, clock,
6906 reduced_clock);
6907 }
6908
6909 return true;
6910 }
6911
6912 int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp)
6913 {
6914 /*
6915 * Account for spread spectrum to avoid
6916 * oversubscribing the link. Max center spread
6917 * is 2.5%; use 5% for safety's sake.
6918 */
6919 u32 bps = target_clock * bpp * 21 / 20;
6920 return DIV_ROUND_UP(bps, link_bw * 8);
6921 }
6922
6923 static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor)
6924 {
6925 return i9xx_dpll_compute_m(dpll) < factor * dpll->n;
6926 }
6927
6928 static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc,
6929 u32 *fp,
6930 intel_clock_t *reduced_clock, u32 *fp2)
6931 {
6932 struct drm_crtc *crtc = &intel_crtc->base;
6933 struct drm_device *dev = crtc->dev;
6934 struct drm_i915_private *dev_priv = dev->dev_private;
6935 struct intel_encoder *intel_encoder;
6936 uint32_t dpll;
6937 int factor, num_connectors = 0;
6938 bool is_lvds = false, is_sdvo = false;
6939
6940 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
6941 switch (intel_encoder->type) {
6942 case INTEL_OUTPUT_LVDS:
6943 is_lvds = true;
6944 break;
6945 case INTEL_OUTPUT_SDVO:
6946 case INTEL_OUTPUT_HDMI:
6947 is_sdvo = true;
6948 break;
6949 }
6950
6951 num_connectors++;
6952 }
6953
6954 /* Enable autotuning of the PLL clock (if permissible) */
6955 factor = 21;
6956 if (is_lvds) {
6957 if ((intel_panel_use_ssc(dev_priv) &&
6958 dev_priv->vbt.lvds_ssc_freq == 100000) ||
6959 (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev)))
6960 factor = 25;
6961 } else if (intel_crtc->config.sdvo_tv_clock)
6962 factor = 20;
6963
6964 if (ironlake_needs_fb_cb_tune(&intel_crtc->config.dpll, factor))
6965 *fp |= FP_CB_TUNE;
6966
6967 if (fp2 && (reduced_clock->m < factor * reduced_clock->n))
6968 *fp2 |= FP_CB_TUNE;
6969
6970 dpll = 0;
6971
6972 if (is_lvds)
6973 dpll |= DPLLB_MODE_LVDS;
6974 else
6975 dpll |= DPLLB_MODE_DAC_SERIAL;
6976
6977 dpll |= (intel_crtc->config.pixel_multiplier - 1)
6978 << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
6979
6980 if (is_sdvo)
6981 dpll |= DPLL_SDVO_HIGH_SPEED;
6982 if (intel_crtc->config.has_dp_encoder)
6983 dpll |= DPLL_SDVO_HIGH_SPEED;
6984
6985 /* compute bitmask from p1 value */
6986 dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
6987 /* also FPA1 */
6988 dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
6989
6990 switch (intel_crtc->config.dpll.p2) {
6991 case 5:
6992 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
6993 break;
6994 case 7:
6995 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
6996 break;
6997 case 10:
6998 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
6999 break;
7000 case 14:
7001 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
7002 break;
7003 }
7004
7005 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
7006 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
7007 else
7008 dpll |= PLL_REF_INPUT_DREFCLK;
7009
7010 return dpll | DPLL_VCO_ENABLE;
7011 }
7012
7013 static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
7014 int x, int y,
7015 struct drm_framebuffer *fb)
7016 {
7017 struct drm_device *dev = crtc->dev;
7018 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7019 int num_connectors = 0;
7020 intel_clock_t clock, reduced_clock;
7021 u32 dpll = 0, fp = 0, fp2 = 0;
7022 bool ok, has_reduced_clock = false;
7023 bool is_lvds = false;
7024 struct intel_encoder *encoder;
7025 struct intel_shared_dpll *pll;
7026
7027 for_each_encoder_on_crtc(dev, crtc, encoder) {
7028 switch (encoder->type) {
7029 case INTEL_OUTPUT_LVDS:
7030 is_lvds = true;
7031 break;
7032 }
7033
7034 num_connectors++;
7035 }
7036
7037 WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),
7038 "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev));
7039
7040 ok = ironlake_compute_clocks(crtc, &clock,
7041 &has_reduced_clock, &reduced_clock);
7042 if (!ok && !intel_crtc->config.clock_set) {
7043 DRM_ERROR("Couldn't find PLL settings for mode!\n");
7044 return -EINVAL;
7045 }
7046 /* Compat-code for transition, will disappear. */
7047 if (!intel_crtc->config.clock_set) {
7048 intel_crtc->config.dpll.n = clock.n;
7049 intel_crtc->config.dpll.m1 = clock.m1;
7050 intel_crtc->config.dpll.m2 = clock.m2;
7051 intel_crtc->config.dpll.p1 = clock.p1;
7052 intel_crtc->config.dpll.p2 = clock.p2;
7053 }
7054
7055 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
7056 if (intel_crtc->config.has_pch_encoder) {
7057 fp = i9xx_dpll_compute_fp(&intel_crtc->config.dpll);
7058 if (has_reduced_clock)
7059 fp2 = i9xx_dpll_compute_fp(&reduced_clock);
7060
7061 dpll = ironlake_compute_dpll(intel_crtc,
7062 &fp, &reduced_clock,
7063 has_reduced_clock ? &fp2 : NULL);
7064
7065 intel_crtc->config.dpll_hw_state.dpll = dpll;
7066 intel_crtc->config.dpll_hw_state.fp0 = fp;
7067 if (has_reduced_clock)
7068 intel_crtc->config.dpll_hw_state.fp1 = fp2;
7069 else
7070 intel_crtc->config.dpll_hw_state.fp1 = fp;
7071
7072 pll = intel_get_shared_dpll(intel_crtc);
7073 if (pll == NULL) {
7074 DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n",
7075 pipe_name(intel_crtc->pipe));
7076 return -EINVAL;
7077 }
7078 } else
7079 intel_put_shared_dpll(intel_crtc);
7080
7081 if (is_lvds && has_reduced_clock && i915.powersave)
7082 intel_crtc->lowfreq_avail = true;
7083 else
7084 intel_crtc->lowfreq_avail = false;
7085
7086 return 0;
7087 }
7088
7089 static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc,
7090 struct intel_link_m_n *m_n)
7091 {
7092 struct drm_device *dev = crtc->base.dev;
7093 struct drm_i915_private *dev_priv = dev->dev_private;
7094 enum pipe pipe = crtc->pipe;
7095
7096 m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe));
7097 m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe));
7098 m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe))
7099 & ~TU_SIZE_MASK;
7100 m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe));
7101 m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe))
7102 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7103 }
7104
7105 static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc,
7106 enum transcoder transcoder,
7107 struct intel_link_m_n *m_n)
7108 {
7109 struct drm_device *dev = crtc->base.dev;
7110 struct drm_i915_private *dev_priv = dev->dev_private;
7111 enum pipe pipe = crtc->pipe;
7112
7113 if (INTEL_INFO(dev)->gen >= 5) {
7114 m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder));
7115 m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder));
7116 m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder))
7117 & ~TU_SIZE_MASK;
7118 m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder));
7119 m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder))
7120 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7121 } else {
7122 m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe));
7123 m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe));
7124 m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe))
7125 & ~TU_SIZE_MASK;
7126 m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe));
7127 m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe))
7128 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7129 }
7130 }
7131
7132 void intel_dp_get_m_n(struct intel_crtc *crtc,
7133 struct intel_crtc_config *pipe_config)
7134 {
7135 if (crtc->config.has_pch_encoder)
7136 intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n);
7137 else
7138 intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder,
7139 &pipe_config->dp_m_n);
7140 }
7141
7142 static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc,
7143 struct intel_crtc_config *pipe_config)
7144 {
7145 intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder,
7146 &pipe_config->fdi_m_n);
7147 }
7148
7149 static void ironlake_get_pfit_config(struct intel_crtc *crtc,
7150 struct intel_crtc_config *pipe_config)
7151 {
7152 struct drm_device *dev = crtc->base.dev;
7153 struct drm_i915_private *dev_priv = dev->dev_private;
7154 uint32_t tmp;
7155
7156 tmp = I915_READ(PF_CTL(crtc->pipe));
7157
7158 if (tmp & PF_ENABLE) {
7159 pipe_config->pch_pfit.enabled = true;
7160 pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe));
7161 pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe));
7162
7163 /* We currently do not free assignements of panel fitters on
7164 * ivb/hsw (since we don't use the higher upscaling modes which
7165 * differentiates them) so just WARN about this case for now. */
7166 if (IS_GEN7(dev)) {
7167 WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) !=
7168 PF_PIPE_SEL_IVB(crtc->pipe));
7169 }
7170 }
7171 }
7172
7173 static void ironlake_get_plane_config(struct intel_crtc *crtc,
7174 struct intel_plane_config *plane_config)
7175 {
7176 struct drm_device *dev = crtc->base.dev;
7177 struct drm_i915_private *dev_priv = dev->dev_private;
7178 u32 val, base, offset;
7179 int pipe = crtc->pipe, plane = crtc->plane;
7180 int fourcc, pixel_format;
7181 int aligned_height;
7182
7183 crtc->base.primary->fb = kzalloc(sizeof(struct intel_framebuffer), GFP_KERNEL);
7184 if (!crtc->base.primary->fb) {
7185 DRM_DEBUG_KMS("failed to alloc fb\n");
7186 return;
7187 }
7188
7189 val = I915_READ(DSPCNTR(plane));
7190
7191 if (INTEL_INFO(dev)->gen >= 4)
7192 if (val & DISPPLANE_TILED)
7193 plane_config->tiled = true;
7194
7195 pixel_format = val & DISPPLANE_PIXFORMAT_MASK;
7196 fourcc = intel_format_to_fourcc(pixel_format);
7197 crtc->base.primary->fb->pixel_format = fourcc;
7198 crtc->base.primary->fb->bits_per_pixel =
7199 drm_format_plane_cpp(fourcc, 0) * 8;
7200
7201 base = I915_READ(DSPSURF(plane)) & 0xfffff000;
7202 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
7203 offset = I915_READ(DSPOFFSET(plane));
7204 } else {
7205 if (plane_config->tiled)
7206 offset = I915_READ(DSPTILEOFF(plane));
7207 else
7208 offset = I915_READ(DSPLINOFF(plane));
7209 }
7210 plane_config->base = base;
7211
7212 val = I915_READ(PIPESRC(pipe));
7213 crtc->base.primary->fb->width = ((val >> 16) & 0xfff) + 1;
7214 crtc->base.primary->fb->height = ((val >> 0) & 0xfff) + 1;
7215
7216 val = I915_READ(DSPSTRIDE(pipe));
7217 crtc->base.primary->fb->pitches[0] = val & 0xffffff80;
7218
7219 aligned_height = intel_align_height(dev, crtc->base.primary->fb->height,
7220 plane_config->tiled);
7221
7222 plane_config->size = PAGE_ALIGN(crtc->base.primary->fb->pitches[0] *
7223 aligned_height);
7224
7225 DRM_DEBUG_KMS("pipe/plane %d/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
7226 pipe, plane, crtc->base.primary->fb->width,
7227 crtc->base.primary->fb->height,
7228 crtc->base.primary->fb->bits_per_pixel, base,
7229 crtc->base.primary->fb->pitches[0],
7230 plane_config->size);
7231 }
7232
7233 static bool ironlake_get_pipe_config(struct intel_crtc *crtc,
7234 struct intel_crtc_config *pipe_config)
7235 {
7236 struct drm_device *dev = crtc->base.dev;
7237 struct drm_i915_private *dev_priv = dev->dev_private;
7238 uint32_t tmp;
7239
7240 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
7241 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
7242
7243 tmp = I915_READ(PIPECONF(crtc->pipe));
7244 if (!(tmp & PIPECONF_ENABLE))
7245 return false;
7246
7247 switch (tmp & PIPECONF_BPC_MASK) {
7248 case PIPECONF_6BPC:
7249 pipe_config->pipe_bpp = 18;
7250 break;
7251 case PIPECONF_8BPC:
7252 pipe_config->pipe_bpp = 24;
7253 break;
7254 case PIPECONF_10BPC:
7255 pipe_config->pipe_bpp = 30;
7256 break;
7257 case PIPECONF_12BPC:
7258 pipe_config->pipe_bpp = 36;
7259 break;
7260 default:
7261 break;
7262 }
7263
7264 if (tmp & PIPECONF_COLOR_RANGE_SELECT)
7265 pipe_config->limited_color_range = true;
7266
7267 if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) {
7268 struct intel_shared_dpll *pll;
7269
7270 pipe_config->has_pch_encoder = true;
7271
7272 tmp = I915_READ(FDI_RX_CTL(crtc->pipe));
7273 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
7274 FDI_DP_PORT_WIDTH_SHIFT) + 1;
7275
7276 ironlake_get_fdi_m_n_config(crtc, pipe_config);
7277
7278 if (HAS_PCH_IBX(dev_priv->dev)) {
7279 pipe_config->shared_dpll =
7280 (enum intel_dpll_id) crtc->pipe;
7281 } else {
7282 tmp = I915_READ(PCH_DPLL_SEL);
7283 if (tmp & TRANS_DPLLB_SEL(crtc->pipe))
7284 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B;
7285 else
7286 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A;
7287 }
7288
7289 pll = &dev_priv->shared_dplls[pipe_config->shared_dpll];
7290
7291 WARN_ON(!pll->get_hw_state(dev_priv, pll,
7292 &pipe_config->dpll_hw_state));
7293
7294 tmp = pipe_config->dpll_hw_state.dpll;
7295 pipe_config->pixel_multiplier =
7296 ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK)
7297 >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1;
7298
7299 ironlake_pch_clock_get(crtc, pipe_config);
7300 } else {
7301 pipe_config->pixel_multiplier = 1;
7302 }
7303
7304 intel_get_pipe_timings(crtc, pipe_config);
7305
7306 ironlake_get_pfit_config(crtc, pipe_config);
7307
7308 return true;
7309 }
7310
7311 static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv)
7312 {
7313 struct drm_device *dev = dev_priv->dev;
7314 struct intel_crtc *crtc;
7315
7316 for_each_intel_crtc(dev, crtc)
7317 WARN(crtc->active, "CRTC for pipe %c enabled\n",
7318 pipe_name(crtc->pipe));
7319
7320 WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n");
7321 WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n");
7322 WARN(I915_READ(WRPLL_CTL1) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n");
7323 WARN(I915_READ(WRPLL_CTL2) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n");
7324 WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n");
7325 WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE,
7326 "CPU PWM1 enabled\n");
7327 WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE,
7328 "CPU PWM2 enabled\n");
7329 WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE,
7330 "PCH PWM1 enabled\n");
7331 WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE,
7332 "Utility pin enabled\n");
7333 WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n");
7334
7335 /*
7336 * In theory we can still leave IRQs enabled, as long as only the HPD
7337 * interrupts remain enabled. We used to check for that, but since it's
7338 * gen-specific and since we only disable LCPLL after we fully disable
7339 * the interrupts, the check below should be enough.
7340 */
7341 WARN(!dev_priv->pm.irqs_disabled, "IRQs enabled\n");
7342 }
7343
7344 static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv)
7345 {
7346 struct drm_device *dev = dev_priv->dev;
7347
7348 if (IS_HASWELL(dev))
7349 return I915_READ(D_COMP_HSW);
7350 else
7351 return I915_READ(D_COMP_BDW);
7352 }
7353
7354 static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val)
7355 {
7356 struct drm_device *dev = dev_priv->dev;
7357
7358 if (IS_HASWELL(dev)) {
7359 mutex_lock(&dev_priv->rps.hw_lock);
7360 if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP,
7361 val))
7362 DRM_ERROR("Failed to write to D_COMP\n");
7363 mutex_unlock(&dev_priv->rps.hw_lock);
7364 } else {
7365 I915_WRITE(D_COMP_BDW, val);
7366 POSTING_READ(D_COMP_BDW);
7367 }
7368 }
7369
7370 /*
7371 * This function implements pieces of two sequences from BSpec:
7372 * - Sequence for display software to disable LCPLL
7373 * - Sequence for display software to allow package C8+
7374 * The steps implemented here are just the steps that actually touch the LCPLL
7375 * register. Callers should take care of disabling all the display engine
7376 * functions, doing the mode unset, fixing interrupts, etc.
7377 */
7378 static void hsw_disable_lcpll(struct drm_i915_private *dev_priv,
7379 bool switch_to_fclk, bool allow_power_down)
7380 {
7381 uint32_t val;
7382
7383 assert_can_disable_lcpll(dev_priv);
7384
7385 val = I915_READ(LCPLL_CTL);
7386
7387 if (switch_to_fclk) {
7388 val |= LCPLL_CD_SOURCE_FCLK;
7389 I915_WRITE(LCPLL_CTL, val);
7390
7391 if (wait_for_atomic_us(I915_READ(LCPLL_CTL) &
7392 LCPLL_CD_SOURCE_FCLK_DONE, 1))
7393 DRM_ERROR("Switching to FCLK failed\n");
7394
7395 val = I915_READ(LCPLL_CTL);
7396 }
7397
7398 val |= LCPLL_PLL_DISABLE;
7399 I915_WRITE(LCPLL_CTL, val);
7400 POSTING_READ(LCPLL_CTL);
7401
7402 if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1))
7403 DRM_ERROR("LCPLL still locked\n");
7404
7405 val = hsw_read_dcomp(dev_priv);
7406 val |= D_COMP_COMP_DISABLE;
7407 hsw_write_dcomp(dev_priv, val);
7408 ndelay(100);
7409
7410 if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0,
7411 1))
7412 DRM_ERROR("D_COMP RCOMP still in progress\n");
7413
7414 if (allow_power_down) {
7415 val = I915_READ(LCPLL_CTL);
7416 val |= LCPLL_POWER_DOWN_ALLOW;
7417 I915_WRITE(LCPLL_CTL, val);
7418 POSTING_READ(LCPLL_CTL);
7419 }
7420 }
7421
7422 /*
7423 * Fully restores LCPLL, disallowing power down and switching back to LCPLL
7424 * source.
7425 */
7426 static void hsw_restore_lcpll(struct drm_i915_private *dev_priv)
7427 {
7428 uint32_t val;
7429 unsigned long irqflags;
7430
7431 val = I915_READ(LCPLL_CTL);
7432
7433 if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK |
7434 LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK)
7435 return;
7436
7437 /*
7438 * Make sure we're not on PC8 state before disabling PC8, otherwise
7439 * we'll hang the machine. To prevent PC8 state, just enable force_wake.
7440 *
7441 * The other problem is that hsw_restore_lcpll() is called as part of
7442 * the runtime PM resume sequence, so we can't just call
7443 * gen6_gt_force_wake_get() because that function calls
7444 * intel_runtime_pm_get(), and we can't change the runtime PM refcount
7445 * while we are on the resume sequence. So to solve this problem we have
7446 * to call special forcewake code that doesn't touch runtime PM and
7447 * doesn't enable the forcewake delayed work.
7448 */
7449 spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
7450 if (dev_priv->uncore.forcewake_count++ == 0)
7451 dev_priv->uncore.funcs.force_wake_get(dev_priv, FORCEWAKE_ALL);
7452 spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
7453
7454 if (val & LCPLL_POWER_DOWN_ALLOW) {
7455 val &= ~LCPLL_POWER_DOWN_ALLOW;
7456 I915_WRITE(LCPLL_CTL, val);
7457 POSTING_READ(LCPLL_CTL);
7458 }
7459
7460 val = hsw_read_dcomp(dev_priv);
7461 val |= D_COMP_COMP_FORCE;
7462 val &= ~D_COMP_COMP_DISABLE;
7463 hsw_write_dcomp(dev_priv, val);
7464
7465 val = I915_READ(LCPLL_CTL);
7466 val &= ~LCPLL_PLL_DISABLE;
7467 I915_WRITE(LCPLL_CTL, val);
7468
7469 if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5))
7470 DRM_ERROR("LCPLL not locked yet\n");
7471
7472 if (val & LCPLL_CD_SOURCE_FCLK) {
7473 val = I915_READ(LCPLL_CTL);
7474 val &= ~LCPLL_CD_SOURCE_FCLK;
7475 I915_WRITE(LCPLL_CTL, val);
7476
7477 if (wait_for_atomic_us((I915_READ(LCPLL_CTL) &
7478 LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1))
7479 DRM_ERROR("Switching back to LCPLL failed\n");
7480 }
7481
7482 /* See the big comment above. */
7483 spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
7484 if (--dev_priv->uncore.forcewake_count == 0)
7485 dev_priv->uncore.funcs.force_wake_put(dev_priv, FORCEWAKE_ALL);
7486 spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
7487 }
7488
7489 /*
7490 * Package states C8 and deeper are really deep PC states that can only be
7491 * reached when all the devices on the system allow it, so even if the graphics
7492 * device allows PC8+, it doesn't mean the system will actually get to these
7493 * states. Our driver only allows PC8+ when going into runtime PM.
7494 *
7495 * The requirements for PC8+ are that all the outputs are disabled, the power
7496 * well is disabled and most interrupts are disabled, and these are also
7497 * requirements for runtime PM. When these conditions are met, we manually do
7498 * the other conditions: disable the interrupts, clocks and switch LCPLL refclk
7499 * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard
7500 * hang the machine.
7501 *
7502 * When we really reach PC8 or deeper states (not just when we allow it) we lose
7503 * the state of some registers, so when we come back from PC8+ we need to
7504 * restore this state. We don't get into PC8+ if we're not in RC6, so we don't
7505 * need to take care of the registers kept by RC6. Notice that this happens even
7506 * if we don't put the device in PCI D3 state (which is what currently happens
7507 * because of the runtime PM support).
7508 *
7509 * For more, read "Display Sequences for Package C8" on the hardware
7510 * documentation.
7511 */
7512 void hsw_enable_pc8(struct drm_i915_private *dev_priv)
7513 {
7514 struct drm_device *dev = dev_priv->dev;
7515 uint32_t val;
7516
7517 DRM_DEBUG_KMS("Enabling package C8+\n");
7518
7519 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
7520 val = I915_READ(SOUTH_DSPCLK_GATE_D);
7521 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
7522 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
7523 }
7524
7525 lpt_disable_clkout_dp(dev);
7526 hsw_disable_lcpll(dev_priv, true, true);
7527 }
7528
7529 void hsw_disable_pc8(struct drm_i915_private *dev_priv)
7530 {
7531 struct drm_device *dev = dev_priv->dev;
7532 uint32_t val;
7533
7534 DRM_DEBUG_KMS("Disabling package C8+\n");
7535
7536 hsw_restore_lcpll(dev_priv);
7537 lpt_init_pch_refclk(dev);
7538
7539 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
7540 val = I915_READ(SOUTH_DSPCLK_GATE_D);
7541 val |= PCH_LP_PARTITION_LEVEL_DISABLE;
7542 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
7543 }
7544
7545 intel_prepare_ddi(dev);
7546 }
7547
7548 static void snb_modeset_global_resources(struct drm_device *dev)
7549 {
7550 modeset_update_crtc_power_domains(dev);
7551 }
7552
7553 static void haswell_modeset_global_resources(struct drm_device *dev)
7554 {
7555 modeset_update_crtc_power_domains(dev);
7556 }
7557
7558 static int haswell_crtc_mode_set(struct drm_crtc *crtc,
7559 int x, int y,
7560 struct drm_framebuffer *fb)
7561 {
7562 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7563
7564 if (!intel_ddi_pll_select(intel_crtc))
7565 return -EINVAL;
7566 intel_ddi_pll_enable(intel_crtc);
7567
7568 intel_crtc->lowfreq_avail = false;
7569
7570 return 0;
7571 }
7572
7573 static void haswell_get_ddi_port_state(struct intel_crtc *crtc,
7574 struct intel_crtc_config *pipe_config)
7575 {
7576 struct drm_device *dev = crtc->base.dev;
7577 struct drm_i915_private *dev_priv = dev->dev_private;
7578 enum port port;
7579 uint32_t tmp;
7580
7581 tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder));
7582
7583 port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT;
7584
7585 pipe_config->ddi_pll_sel = I915_READ(PORT_CLK_SEL(port));
7586 /*
7587 * Haswell has only FDI/PCH transcoder A. It is which is connected to
7588 * DDI E. So just check whether this pipe is wired to DDI E and whether
7589 * the PCH transcoder is on.
7590 */
7591 if ((port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) {
7592 pipe_config->has_pch_encoder = true;
7593
7594 tmp = I915_READ(FDI_RX_CTL(PIPE_A));
7595 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
7596 FDI_DP_PORT_WIDTH_SHIFT) + 1;
7597
7598 ironlake_get_fdi_m_n_config(crtc, pipe_config);
7599 }
7600 }
7601
7602 static bool haswell_get_pipe_config(struct intel_crtc *crtc,
7603 struct intel_crtc_config *pipe_config)
7604 {
7605 struct drm_device *dev = crtc->base.dev;
7606 struct drm_i915_private *dev_priv = dev->dev_private;
7607 enum intel_display_power_domain pfit_domain;
7608 uint32_t tmp;
7609
7610 if (!intel_display_power_enabled(dev_priv,
7611 POWER_DOMAIN_PIPE(crtc->pipe)))
7612 return false;
7613
7614 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
7615 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
7616
7617 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));
7618 if (tmp & TRANS_DDI_FUNC_ENABLE) {
7619 enum pipe trans_edp_pipe;
7620 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
7621 default:
7622 WARN(1, "unknown pipe linked to edp transcoder\n");
7623 case TRANS_DDI_EDP_INPUT_A_ONOFF:
7624 case TRANS_DDI_EDP_INPUT_A_ON:
7625 trans_edp_pipe = PIPE_A;
7626 break;
7627 case TRANS_DDI_EDP_INPUT_B_ONOFF:
7628 trans_edp_pipe = PIPE_B;
7629 break;
7630 case TRANS_DDI_EDP_INPUT_C_ONOFF:
7631 trans_edp_pipe = PIPE_C;
7632 break;
7633 }
7634
7635 if (trans_edp_pipe == crtc->pipe)
7636 pipe_config->cpu_transcoder = TRANSCODER_EDP;
7637 }
7638
7639 if (!intel_display_power_enabled(dev_priv,
7640 POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder)))
7641 return false;
7642
7643 tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder));
7644 if (!(tmp & PIPECONF_ENABLE))
7645 return false;
7646
7647 haswell_get_ddi_port_state(crtc, pipe_config);
7648
7649 intel_get_pipe_timings(crtc, pipe_config);
7650
7651 pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe);
7652 if (intel_display_power_enabled(dev_priv, pfit_domain))
7653 ironlake_get_pfit_config(crtc, pipe_config);
7654
7655 if (IS_HASWELL(dev))
7656 pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) &&
7657 (I915_READ(IPS_CTL) & IPS_ENABLE);
7658
7659 pipe_config->pixel_multiplier = 1;
7660
7661 return true;
7662 }
7663
7664 static struct {
7665 int clock;
7666 u32 config;
7667 } hdmi_audio_clock[] = {
7668 { DIV_ROUND_UP(25200 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 },
7669 { 25200, AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 }, /* default per bspec */
7670 { 27000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 },
7671 { 27000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 },
7672 { 54000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 },
7673 { 54000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 },
7674 { DIV_ROUND_UP(74250 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 },
7675 { 74250, AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 },
7676 { DIV_ROUND_UP(148500 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 },
7677 { 148500, AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 },
7678 };
7679
7680 /* get AUD_CONFIG_PIXEL_CLOCK_HDMI_* value for mode */
7681 static u32 audio_config_hdmi_pixel_clock(struct drm_display_mode *mode)
7682 {
7683 int i;
7684
7685 for (i = 0; i < ARRAY_SIZE(hdmi_audio_clock); i++) {
7686 if (mode->clock == hdmi_audio_clock[i].clock)
7687 break;
7688 }
7689
7690 if (i == ARRAY_SIZE(hdmi_audio_clock)) {
7691 DRM_DEBUG_KMS("HDMI audio pixel clock setting for %d not found, falling back to defaults\n", mode->clock);
7692 i = 1;
7693 }
7694
7695 DRM_DEBUG_KMS("Configuring HDMI audio for pixel clock %d (0x%08x)\n",
7696 hdmi_audio_clock[i].clock,
7697 hdmi_audio_clock[i].config);
7698
7699 return hdmi_audio_clock[i].config;
7700 }
7701
7702 static bool intel_eld_uptodate(struct drm_connector *connector,
7703 int reg_eldv, uint32_t bits_eldv,
7704 int reg_elda, uint32_t bits_elda,
7705 int reg_edid)
7706 {
7707 struct drm_i915_private *dev_priv = connector->dev->dev_private;
7708 uint8_t *eld = connector->eld;
7709 uint32_t i;
7710
7711 i = I915_READ(reg_eldv);
7712 i &= bits_eldv;
7713
7714 if (!eld[0])
7715 return !i;
7716
7717 if (!i)
7718 return false;
7719
7720 i = I915_READ(reg_elda);
7721 i &= ~bits_elda;
7722 I915_WRITE(reg_elda, i);
7723
7724 for (i = 0; i < eld[2]; i++)
7725 if (I915_READ(reg_edid) != *((uint32_t *)eld + i))
7726 return false;
7727
7728 return true;
7729 }
7730
7731 static void g4x_write_eld(struct drm_connector *connector,
7732 struct drm_crtc *crtc,
7733 struct drm_display_mode *mode)
7734 {
7735 struct drm_i915_private *dev_priv = connector->dev->dev_private;
7736 uint8_t *eld = connector->eld;
7737 uint32_t eldv;
7738 uint32_t len;
7739 uint32_t i;
7740
7741 i = I915_READ(G4X_AUD_VID_DID);
7742
7743 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
7744 eldv = G4X_ELDV_DEVCL_DEVBLC;
7745 else
7746 eldv = G4X_ELDV_DEVCTG;
7747
7748 if (intel_eld_uptodate(connector,
7749 G4X_AUD_CNTL_ST, eldv,
7750 G4X_AUD_CNTL_ST, G4X_ELD_ADDR,
7751 G4X_HDMIW_HDMIEDID))
7752 return;
7753
7754 i = I915_READ(G4X_AUD_CNTL_ST);
7755 i &= ~(eldv | G4X_ELD_ADDR);
7756 len = (i >> 9) & 0x1f; /* ELD buffer size */
7757 I915_WRITE(G4X_AUD_CNTL_ST, i);
7758
7759 if (!eld[0])
7760 return;
7761
7762 len = min_t(uint8_t, eld[2], len);
7763 DRM_DEBUG_DRIVER("ELD size %d\n", len);
7764 for (i = 0; i < len; i++)
7765 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
7766
7767 i = I915_READ(G4X_AUD_CNTL_ST);
7768 i |= eldv;
7769 I915_WRITE(G4X_AUD_CNTL_ST, i);
7770 }
7771
7772 static void haswell_write_eld(struct drm_connector *connector,
7773 struct drm_crtc *crtc,
7774 struct drm_display_mode *mode)
7775 {
7776 struct drm_i915_private *dev_priv = connector->dev->dev_private;
7777 uint8_t *eld = connector->eld;
7778 uint32_t eldv;
7779 uint32_t i;
7780 int len;
7781 int pipe = to_intel_crtc(crtc)->pipe;
7782 int tmp;
7783
7784 int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe);
7785 int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe);
7786 int aud_config = HSW_AUD_CFG(pipe);
7787 int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD;
7788
7789 /* Audio output enable */
7790 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
7791 tmp = I915_READ(aud_cntrl_st2);
7792 tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4));
7793 I915_WRITE(aud_cntrl_st2, tmp);
7794 POSTING_READ(aud_cntrl_st2);
7795
7796 assert_pipe_disabled(dev_priv, to_intel_crtc(crtc)->pipe);
7797
7798 /* Set ELD valid state */
7799 tmp = I915_READ(aud_cntrl_st2);
7800 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%08x\n", tmp);
7801 tmp |= (AUDIO_ELD_VALID_A << (pipe * 4));
7802 I915_WRITE(aud_cntrl_st2, tmp);
7803 tmp = I915_READ(aud_cntrl_st2);
7804 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%08x\n", tmp);
7805
7806 /* Enable HDMI mode */
7807 tmp = I915_READ(aud_config);
7808 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%08x\n", tmp);
7809 /* clear N_programing_enable and N_value_index */
7810 tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE);
7811 I915_WRITE(aud_config, tmp);
7812
7813 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
7814
7815 eldv = AUDIO_ELD_VALID_A << (pipe * 4);
7816
7817 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
7818 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
7819 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
7820 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
7821 } else {
7822 I915_WRITE(aud_config, audio_config_hdmi_pixel_clock(mode));
7823 }
7824
7825 if (intel_eld_uptodate(connector,
7826 aud_cntrl_st2, eldv,
7827 aud_cntl_st, IBX_ELD_ADDRESS,
7828 hdmiw_hdmiedid))
7829 return;
7830
7831 i = I915_READ(aud_cntrl_st2);
7832 i &= ~eldv;
7833 I915_WRITE(aud_cntrl_st2, i);
7834
7835 if (!eld[0])
7836 return;
7837
7838 i = I915_READ(aud_cntl_st);
7839 i &= ~IBX_ELD_ADDRESS;
7840 I915_WRITE(aud_cntl_st, i);
7841 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
7842 DRM_DEBUG_DRIVER("port num:%d\n", i);
7843
7844 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
7845 DRM_DEBUG_DRIVER("ELD size %d\n", len);
7846 for (i = 0; i < len; i++)
7847 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
7848
7849 i = I915_READ(aud_cntrl_st2);
7850 i |= eldv;
7851 I915_WRITE(aud_cntrl_st2, i);
7852
7853 }
7854
7855 static void ironlake_write_eld(struct drm_connector *connector,
7856 struct drm_crtc *crtc,
7857 struct drm_display_mode *mode)
7858 {
7859 struct drm_i915_private *dev_priv = connector->dev->dev_private;
7860 uint8_t *eld = connector->eld;
7861 uint32_t eldv;
7862 uint32_t i;
7863 int len;
7864 int hdmiw_hdmiedid;
7865 int aud_config;
7866 int aud_cntl_st;
7867 int aud_cntrl_st2;
7868 int pipe = to_intel_crtc(crtc)->pipe;
7869
7870 if (HAS_PCH_IBX(connector->dev)) {
7871 hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe);
7872 aud_config = IBX_AUD_CFG(pipe);
7873 aud_cntl_st = IBX_AUD_CNTL_ST(pipe);
7874 aud_cntrl_st2 = IBX_AUD_CNTL_ST2;
7875 } else if (IS_VALLEYVIEW(connector->dev)) {
7876 hdmiw_hdmiedid = VLV_HDMIW_HDMIEDID(pipe);
7877 aud_config = VLV_AUD_CFG(pipe);
7878 aud_cntl_st = VLV_AUD_CNTL_ST(pipe);
7879 aud_cntrl_st2 = VLV_AUD_CNTL_ST2;
7880 } else {
7881 hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe);
7882 aud_config = CPT_AUD_CFG(pipe);
7883 aud_cntl_st = CPT_AUD_CNTL_ST(pipe);
7884 aud_cntrl_st2 = CPT_AUD_CNTRL_ST2;
7885 }
7886
7887 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
7888
7889 if (IS_VALLEYVIEW(connector->dev)) {
7890 struct intel_encoder *intel_encoder;
7891 struct intel_digital_port *intel_dig_port;
7892
7893 intel_encoder = intel_attached_encoder(connector);
7894 intel_dig_port = enc_to_dig_port(&intel_encoder->base);
7895 i = intel_dig_port->port;
7896 } else {
7897 i = I915_READ(aud_cntl_st);
7898 i = (i >> 29) & DIP_PORT_SEL_MASK;
7899 /* DIP_Port_Select, 0x1 = PortB */
7900 }
7901
7902 if (!i) {
7903 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
7904 /* operate blindly on all ports */
7905 eldv = IBX_ELD_VALIDB;
7906 eldv |= IBX_ELD_VALIDB << 4;
7907 eldv |= IBX_ELD_VALIDB << 8;
7908 } else {
7909 DRM_DEBUG_DRIVER("ELD on port %c\n", port_name(i));
7910 eldv = IBX_ELD_VALIDB << ((i - 1) * 4);
7911 }
7912
7913 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
7914 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
7915 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
7916 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
7917 } else {
7918 I915_WRITE(aud_config, audio_config_hdmi_pixel_clock(mode));
7919 }
7920
7921 if (intel_eld_uptodate(connector,
7922 aud_cntrl_st2, eldv,
7923 aud_cntl_st, IBX_ELD_ADDRESS,
7924 hdmiw_hdmiedid))
7925 return;
7926
7927 i = I915_READ(aud_cntrl_st2);
7928 i &= ~eldv;
7929 I915_WRITE(aud_cntrl_st2, i);
7930
7931 if (!eld[0])
7932 return;
7933
7934 i = I915_READ(aud_cntl_st);
7935 i &= ~IBX_ELD_ADDRESS;
7936 I915_WRITE(aud_cntl_st, i);
7937
7938 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
7939 DRM_DEBUG_DRIVER("ELD size %d\n", len);
7940 for (i = 0; i < len; i++)
7941 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
7942
7943 i = I915_READ(aud_cntrl_st2);
7944 i |= eldv;
7945 I915_WRITE(aud_cntrl_st2, i);
7946 }
7947
7948 void intel_write_eld(struct drm_encoder *encoder,
7949 struct drm_display_mode *mode)
7950 {
7951 struct drm_crtc *crtc = encoder->crtc;
7952 struct drm_connector *connector;
7953 struct drm_device *dev = encoder->dev;
7954 struct drm_i915_private *dev_priv = dev->dev_private;
7955
7956 connector = drm_select_eld(encoder, mode);
7957 if (!connector)
7958 return;
7959
7960 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
7961 connector->base.id,
7962 connector->name,
7963 connector->encoder->base.id,
7964 connector->encoder->name);
7965
7966 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
7967
7968 if (dev_priv->display.write_eld)
7969 dev_priv->display.write_eld(connector, crtc, mode);
7970 }
7971
7972 static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
7973 {
7974 struct drm_device *dev = crtc->dev;
7975 struct drm_i915_private *dev_priv = dev->dev_private;
7976 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7977 uint32_t cntl;
7978
7979 if (base != intel_crtc->cursor_base) {
7980 /* On these chipsets we can only modify the base whilst
7981 * the cursor is disabled.
7982 */
7983 if (intel_crtc->cursor_cntl) {
7984 I915_WRITE(_CURACNTR, 0);
7985 POSTING_READ(_CURACNTR);
7986 intel_crtc->cursor_cntl = 0;
7987 }
7988
7989 I915_WRITE(_CURABASE, base);
7990 POSTING_READ(_CURABASE);
7991 }
7992
7993 /* XXX width must be 64, stride 256 => 0x00 << 28 */
7994 cntl = 0;
7995 if (base)
7996 cntl = (CURSOR_ENABLE |
7997 CURSOR_GAMMA_ENABLE |
7998 CURSOR_FORMAT_ARGB);
7999 if (intel_crtc->cursor_cntl != cntl) {
8000 I915_WRITE(_CURACNTR, cntl);
8001 POSTING_READ(_CURACNTR);
8002 intel_crtc->cursor_cntl = cntl;
8003 }
8004 }
8005
8006 static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
8007 {
8008 struct drm_device *dev = crtc->dev;
8009 struct drm_i915_private *dev_priv = dev->dev_private;
8010 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8011 int pipe = intel_crtc->pipe;
8012 uint32_t cntl;
8013
8014 cntl = 0;
8015 if (base) {
8016 cntl = MCURSOR_GAMMA_ENABLE;
8017 switch (intel_crtc->cursor_width) {
8018 case 64:
8019 cntl |= CURSOR_MODE_64_ARGB_AX;
8020 break;
8021 case 128:
8022 cntl |= CURSOR_MODE_128_ARGB_AX;
8023 break;
8024 case 256:
8025 cntl |= CURSOR_MODE_256_ARGB_AX;
8026 break;
8027 default:
8028 WARN_ON(1);
8029 return;
8030 }
8031 cntl |= pipe << 28; /* Connect to correct pipe */
8032 }
8033 if (intel_crtc->cursor_cntl != cntl) {
8034 I915_WRITE(CURCNTR(pipe), cntl);
8035 POSTING_READ(CURCNTR(pipe));
8036 intel_crtc->cursor_cntl = cntl;
8037 }
8038
8039 /* and commit changes on next vblank */
8040 I915_WRITE(CURBASE(pipe), base);
8041 POSTING_READ(CURBASE(pipe));
8042 }
8043
8044 static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
8045 {
8046 struct drm_device *dev = crtc->dev;
8047 struct drm_i915_private *dev_priv = dev->dev_private;
8048 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8049 int pipe = intel_crtc->pipe;
8050 uint32_t cntl;
8051
8052 cntl = 0;
8053 if (base) {
8054 cntl = MCURSOR_GAMMA_ENABLE;
8055 switch (intel_crtc->cursor_width) {
8056 case 64:
8057 cntl |= CURSOR_MODE_64_ARGB_AX;
8058 break;
8059 case 128:
8060 cntl |= CURSOR_MODE_128_ARGB_AX;
8061 break;
8062 case 256:
8063 cntl |= CURSOR_MODE_256_ARGB_AX;
8064 break;
8065 default:
8066 WARN_ON(1);
8067 return;
8068 }
8069 }
8070 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
8071 cntl |= CURSOR_PIPE_CSC_ENABLE;
8072
8073 if (intel_crtc->cursor_cntl != cntl) {
8074 I915_WRITE(CURCNTR(pipe), cntl);
8075 POSTING_READ(CURCNTR(pipe));
8076 intel_crtc->cursor_cntl = cntl;
8077 }
8078
8079 /* and commit changes on next vblank */
8080 I915_WRITE(CURBASE(pipe), base);
8081 POSTING_READ(CURBASE(pipe));
8082 }
8083
8084 /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
8085 static void intel_crtc_update_cursor(struct drm_crtc *crtc,
8086 bool on)
8087 {
8088 struct drm_device *dev = crtc->dev;
8089 struct drm_i915_private *dev_priv = dev->dev_private;
8090 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8091 int pipe = intel_crtc->pipe;
8092 int x = crtc->cursor_x;
8093 int y = crtc->cursor_y;
8094 u32 base = 0, pos = 0;
8095
8096 if (on)
8097 base = intel_crtc->cursor_addr;
8098
8099 if (x >= intel_crtc->config.pipe_src_w)
8100 base = 0;
8101
8102 if (y >= intel_crtc->config.pipe_src_h)
8103 base = 0;
8104
8105 if (x < 0) {
8106 if (x + intel_crtc->cursor_width <= 0)
8107 base = 0;
8108
8109 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
8110 x = -x;
8111 }
8112 pos |= x << CURSOR_X_SHIFT;
8113
8114 if (y < 0) {
8115 if (y + intel_crtc->cursor_height <= 0)
8116 base = 0;
8117
8118 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
8119 y = -y;
8120 }
8121 pos |= y << CURSOR_Y_SHIFT;
8122
8123 if (base == 0 && intel_crtc->cursor_base == 0)
8124 return;
8125
8126 I915_WRITE(CURPOS(pipe), pos);
8127
8128 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev) || IS_BROADWELL(dev))
8129 ivb_update_cursor(crtc, base);
8130 else if (IS_845G(dev) || IS_I865G(dev))
8131 i845_update_cursor(crtc, base);
8132 else
8133 i9xx_update_cursor(crtc, base);
8134 intel_crtc->cursor_base = base;
8135 }
8136
8137 /*
8138 * intel_crtc_cursor_set_obj - Set cursor to specified GEM object
8139 *
8140 * Note that the object's reference will be consumed if the update fails. If
8141 * the update succeeds, the reference of the old object (if any) will be
8142 * consumed.
8143 */
8144 static int intel_crtc_cursor_set_obj(struct drm_crtc *crtc,
8145 struct drm_i915_gem_object *obj,
8146 uint32_t width, uint32_t height)
8147 {
8148 struct drm_device *dev = crtc->dev;
8149 struct drm_i915_private *dev_priv = dev->dev_private;
8150 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8151 enum pipe pipe = intel_crtc->pipe;
8152 unsigned old_width;
8153 uint32_t addr;
8154 int ret;
8155
8156 /* if we want to turn off the cursor ignore width and height */
8157 if (!obj) {
8158 DRM_DEBUG_KMS("cursor off\n");
8159 addr = 0;
8160 obj = NULL;
8161 mutex_lock(&dev->struct_mutex);
8162 goto finish;
8163 }
8164
8165 /* Check for which cursor types we support */
8166 if (!((width == 64 && height == 64) ||
8167 (width == 128 && height == 128 && !IS_GEN2(dev)) ||
8168 (width == 256 && height == 256 && !IS_GEN2(dev)))) {
8169 DRM_DEBUG("Cursor dimension not supported\n");
8170 return -EINVAL;
8171 }
8172
8173 if (obj->base.size < width * height * 4) {
8174 DRM_DEBUG_KMS("buffer is too small\n");
8175 ret = -ENOMEM;
8176 goto fail;
8177 }
8178
8179 /* we only need to pin inside GTT if cursor is non-phy */
8180 mutex_lock(&dev->struct_mutex);
8181 if (!INTEL_INFO(dev)->cursor_needs_physical) {
8182 unsigned alignment;
8183
8184 if (obj->tiling_mode) {
8185 DRM_DEBUG_KMS("cursor cannot be tiled\n");
8186 ret = -EINVAL;
8187 goto fail_locked;
8188 }
8189
8190 /* Note that the w/a also requires 2 PTE of padding following
8191 * the bo. We currently fill all unused PTE with the shadow
8192 * page and so we should always have valid PTE following the
8193 * cursor preventing the VT-d warning.
8194 */
8195 alignment = 0;
8196 if (need_vtd_wa(dev))
8197 alignment = 64*1024;
8198
8199 ret = i915_gem_object_pin_to_display_plane(obj, alignment, NULL);
8200 if (ret) {
8201 DRM_DEBUG_KMS("failed to move cursor bo into the GTT\n");
8202 goto fail_locked;
8203 }
8204
8205 ret = i915_gem_object_put_fence(obj);
8206 if (ret) {
8207 DRM_DEBUG_KMS("failed to release fence for cursor");
8208 goto fail_unpin;
8209 }
8210
8211 addr = i915_gem_obj_ggtt_offset(obj);
8212 } else {
8213 int align = IS_I830(dev) ? 16 * 1024 : 256;
8214 ret = i915_gem_object_attach_phys(obj, align);
8215 if (ret) {
8216 DRM_DEBUG_KMS("failed to attach phys object\n");
8217 goto fail_locked;
8218 }
8219 addr = obj->phys_handle->busaddr;
8220 }
8221
8222 if (IS_GEN2(dev))
8223 I915_WRITE(CURSIZE, (height << 12) | width);
8224
8225 finish:
8226 if (intel_crtc->cursor_bo) {
8227 if (!INTEL_INFO(dev)->cursor_needs_physical)
8228 i915_gem_object_unpin_from_display_plane(intel_crtc->cursor_bo);
8229 }
8230
8231 i915_gem_track_fb(intel_crtc->cursor_bo, obj,
8232 INTEL_FRONTBUFFER_CURSOR(pipe));
8233 mutex_unlock(&dev->struct_mutex);
8234
8235 old_width = intel_crtc->cursor_width;
8236
8237 intel_crtc->cursor_addr = addr;
8238 intel_crtc->cursor_bo = obj;
8239 intel_crtc->cursor_width = width;
8240 intel_crtc->cursor_height = height;
8241
8242 if (intel_crtc->active) {
8243 if (old_width != width)
8244 intel_update_watermarks(crtc);
8245 intel_crtc_update_cursor(crtc, intel_crtc->cursor_bo != NULL);
8246 }
8247
8248 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_CURSOR(pipe));
8249
8250 return 0;
8251 fail_unpin:
8252 i915_gem_object_unpin_from_display_plane(obj);
8253 fail_locked:
8254 mutex_unlock(&dev->struct_mutex);
8255 fail:
8256 drm_gem_object_unreference_unlocked(&obj->base);
8257 return ret;
8258 }
8259
8260 static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
8261 u16 *blue, uint32_t start, uint32_t size)
8262 {
8263 int end = (start + size > 256) ? 256 : start + size, i;
8264 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8265
8266 for (i = start; i < end; i++) {
8267 intel_crtc->lut_r[i] = red[i] >> 8;
8268 intel_crtc->lut_g[i] = green[i] >> 8;
8269 intel_crtc->lut_b[i] = blue[i] >> 8;
8270 }
8271
8272 intel_crtc_load_lut(crtc);
8273 }
8274
8275 /* VESA 640x480x72Hz mode to set on the pipe */
8276 static struct drm_display_mode load_detect_mode = {
8277 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
8278 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
8279 };
8280
8281 struct drm_framebuffer *
8282 __intel_framebuffer_create(struct drm_device *dev,
8283 struct drm_mode_fb_cmd2 *mode_cmd,
8284 struct drm_i915_gem_object *obj)
8285 {
8286 struct intel_framebuffer *intel_fb;
8287 int ret;
8288
8289 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
8290 if (!intel_fb) {
8291 drm_gem_object_unreference_unlocked(&obj->base);
8292 return ERR_PTR(-ENOMEM);
8293 }
8294
8295 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
8296 if (ret)
8297 goto err;
8298
8299 return &intel_fb->base;
8300 err:
8301 drm_gem_object_unreference_unlocked(&obj->base);
8302 kfree(intel_fb);
8303
8304 return ERR_PTR(ret);
8305 }
8306
8307 static struct drm_framebuffer *
8308 intel_framebuffer_create(struct drm_device *dev,
8309 struct drm_mode_fb_cmd2 *mode_cmd,
8310 struct drm_i915_gem_object *obj)
8311 {
8312 struct drm_framebuffer *fb;
8313 int ret;
8314
8315 ret = i915_mutex_lock_interruptible(dev);
8316 if (ret)
8317 return ERR_PTR(ret);
8318 fb = __intel_framebuffer_create(dev, mode_cmd, obj);
8319 mutex_unlock(&dev->struct_mutex);
8320
8321 return fb;
8322 }
8323
8324 static u32
8325 intel_framebuffer_pitch_for_width(int width, int bpp)
8326 {
8327 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
8328 return ALIGN(pitch, 64);
8329 }
8330
8331 static u32
8332 intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
8333 {
8334 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
8335 return PAGE_ALIGN(pitch * mode->vdisplay);
8336 }
8337
8338 static struct drm_framebuffer *
8339 intel_framebuffer_create_for_mode(struct drm_device *dev,
8340 struct drm_display_mode *mode,
8341 int depth, int bpp)
8342 {
8343 struct drm_i915_gem_object *obj;
8344 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
8345
8346 obj = i915_gem_alloc_object(dev,
8347 intel_framebuffer_size_for_mode(mode, bpp));
8348 if (obj == NULL)
8349 return ERR_PTR(-ENOMEM);
8350
8351 mode_cmd.width = mode->hdisplay;
8352 mode_cmd.height = mode->vdisplay;
8353 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
8354 bpp);
8355 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
8356
8357 return intel_framebuffer_create(dev, &mode_cmd, obj);
8358 }
8359
8360 static struct drm_framebuffer *
8361 mode_fits_in_fbdev(struct drm_device *dev,
8362 struct drm_display_mode *mode)
8363 {
8364 #ifdef CONFIG_DRM_I915_FBDEV
8365 struct drm_i915_private *dev_priv = dev->dev_private;
8366 struct drm_i915_gem_object *obj;
8367 struct drm_framebuffer *fb;
8368
8369 if (!dev_priv->fbdev)
8370 return NULL;
8371
8372 if (!dev_priv->fbdev->fb)
8373 return NULL;
8374
8375 obj = dev_priv->fbdev->fb->obj;
8376 BUG_ON(!obj);
8377
8378 fb = &dev_priv->fbdev->fb->base;
8379 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
8380 fb->bits_per_pixel))
8381 return NULL;
8382
8383 if (obj->base.size < mode->vdisplay * fb->pitches[0])
8384 return NULL;
8385
8386 return fb;
8387 #else
8388 return NULL;
8389 #endif
8390 }
8391
8392 bool intel_get_load_detect_pipe(struct drm_connector *connector,
8393 struct drm_display_mode *mode,
8394 struct intel_load_detect_pipe *old,
8395 struct drm_modeset_acquire_ctx *ctx)
8396 {
8397 struct intel_crtc *intel_crtc;
8398 struct intel_encoder *intel_encoder =
8399 intel_attached_encoder(connector);
8400 struct drm_crtc *possible_crtc;
8401 struct drm_encoder *encoder = &intel_encoder->base;
8402 struct drm_crtc *crtc = NULL;
8403 struct drm_device *dev = encoder->dev;
8404 struct drm_framebuffer *fb;
8405 struct drm_mode_config *config = &dev->mode_config;
8406 int ret, i = -1;
8407
8408 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
8409 connector->base.id, connector->name,
8410 encoder->base.id, encoder->name);
8411
8412 drm_modeset_acquire_init(ctx, 0);
8413
8414 retry:
8415 ret = drm_modeset_lock(&config->connection_mutex, ctx);
8416 if (ret)
8417 goto fail_unlock;
8418
8419 /*
8420 * Algorithm gets a little messy:
8421 *
8422 * - if the connector already has an assigned crtc, use it (but make
8423 * sure it's on first)
8424 *
8425 * - try to find the first unused crtc that can drive this connector,
8426 * and use that if we find one
8427 */
8428
8429 /* See if we already have a CRTC for this connector */
8430 if (encoder->crtc) {
8431 crtc = encoder->crtc;
8432
8433 ret = drm_modeset_lock(&crtc->mutex, ctx);
8434 if (ret)
8435 goto fail_unlock;
8436
8437 old->dpms_mode = connector->dpms;
8438 old->load_detect_temp = false;
8439
8440 /* Make sure the crtc and connector are running */
8441 if (connector->dpms != DRM_MODE_DPMS_ON)
8442 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8443
8444 return true;
8445 }
8446
8447 /* Find an unused one (if possible) */
8448 for_each_crtc(dev, possible_crtc) {
8449 i++;
8450 if (!(encoder->possible_crtcs & (1 << i)))
8451 continue;
8452 if (!possible_crtc->enabled) {
8453 crtc = possible_crtc;
8454 break;
8455 }
8456 }
8457
8458 /*
8459 * If we didn't find an unused CRTC, don't use any.
8460 */
8461 if (!crtc) {
8462 DRM_DEBUG_KMS("no pipe available for load-detect\n");
8463 goto fail_unlock;
8464 }
8465
8466 ret = drm_modeset_lock(&crtc->mutex, ctx);
8467 if (ret)
8468 goto fail_unlock;
8469 intel_encoder->new_crtc = to_intel_crtc(crtc);
8470 to_intel_connector(connector)->new_encoder = intel_encoder;
8471
8472 intel_crtc = to_intel_crtc(crtc);
8473 intel_crtc->new_enabled = true;
8474 intel_crtc->new_config = &intel_crtc->config;
8475 old->dpms_mode = connector->dpms;
8476 old->load_detect_temp = true;
8477 old->release_fb = NULL;
8478
8479 if (!mode)
8480 mode = &load_detect_mode;
8481
8482 /* We need a framebuffer large enough to accommodate all accesses
8483 * that the plane may generate whilst we perform load detection.
8484 * We can not rely on the fbcon either being present (we get called
8485 * during its initialisation to detect all boot displays, or it may
8486 * not even exist) or that it is large enough to satisfy the
8487 * requested mode.
8488 */
8489 fb = mode_fits_in_fbdev(dev, mode);
8490 if (fb == NULL) {
8491 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
8492 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
8493 old->release_fb = fb;
8494 } else
8495 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
8496 if (IS_ERR(fb)) {
8497 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
8498 goto fail;
8499 }
8500
8501 if (intel_set_mode(crtc, mode, 0, 0, fb)) {
8502 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
8503 if (old->release_fb)
8504 old->release_fb->funcs->destroy(old->release_fb);
8505 goto fail;
8506 }
8507
8508 /* let the connector get through one full cycle before testing */
8509 intel_wait_for_vblank(dev, intel_crtc->pipe);
8510 return true;
8511
8512 fail:
8513 intel_crtc->new_enabled = crtc->enabled;
8514 if (intel_crtc->new_enabled)
8515 intel_crtc->new_config = &intel_crtc->config;
8516 else
8517 intel_crtc->new_config = NULL;
8518 fail_unlock:
8519 if (ret == -EDEADLK) {
8520 drm_modeset_backoff(ctx);
8521 goto retry;
8522 }
8523
8524 drm_modeset_drop_locks(ctx);
8525 drm_modeset_acquire_fini(ctx);
8526
8527 return false;
8528 }
8529
8530 void intel_release_load_detect_pipe(struct drm_connector *connector,
8531 struct intel_load_detect_pipe *old,
8532 struct drm_modeset_acquire_ctx *ctx)
8533 {
8534 struct intel_encoder *intel_encoder =
8535 intel_attached_encoder(connector);
8536 struct drm_encoder *encoder = &intel_encoder->base;
8537 struct drm_crtc *crtc = encoder->crtc;
8538 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8539
8540 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
8541 connector->base.id, connector->name,
8542 encoder->base.id, encoder->name);
8543
8544 if (old->load_detect_temp) {
8545 to_intel_connector(connector)->new_encoder = NULL;
8546 intel_encoder->new_crtc = NULL;
8547 intel_crtc->new_enabled = false;
8548 intel_crtc->new_config = NULL;
8549 intel_set_mode(crtc, NULL, 0, 0, NULL);
8550
8551 if (old->release_fb) {
8552 drm_framebuffer_unregister_private(old->release_fb);
8553 drm_framebuffer_unreference(old->release_fb);
8554 }
8555
8556 goto unlock;
8557 return;
8558 }
8559
8560 /* Switch crtc and encoder back off if necessary */
8561 if (old->dpms_mode != DRM_MODE_DPMS_ON)
8562 connector->funcs->dpms(connector, old->dpms_mode);
8563
8564 unlock:
8565 drm_modeset_drop_locks(ctx);
8566 drm_modeset_acquire_fini(ctx);
8567 }
8568
8569 static int i9xx_pll_refclk(struct drm_device *dev,
8570 const struct intel_crtc_config *pipe_config)
8571 {
8572 struct drm_i915_private *dev_priv = dev->dev_private;
8573 u32 dpll = pipe_config->dpll_hw_state.dpll;
8574
8575 if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN)
8576 return dev_priv->vbt.lvds_ssc_freq;
8577 else if (HAS_PCH_SPLIT(dev))
8578 return 120000;
8579 else if (!IS_GEN2(dev))
8580 return 96000;
8581 else
8582 return 48000;
8583 }
8584
8585 /* Returns the clock of the currently programmed mode of the given pipe. */
8586 static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
8587 struct intel_crtc_config *pipe_config)
8588 {
8589 struct drm_device *dev = crtc->base.dev;
8590 struct drm_i915_private *dev_priv = dev->dev_private;
8591 int pipe = pipe_config->cpu_transcoder;
8592 u32 dpll = pipe_config->dpll_hw_state.dpll;
8593 u32 fp;
8594 intel_clock_t clock;
8595 int refclk = i9xx_pll_refclk(dev, pipe_config);
8596
8597 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
8598 fp = pipe_config->dpll_hw_state.fp0;
8599 else
8600 fp = pipe_config->dpll_hw_state.fp1;
8601
8602 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
8603 if (IS_PINEVIEW(dev)) {
8604 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
8605 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
8606 } else {
8607 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
8608 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
8609 }
8610
8611 if (!IS_GEN2(dev)) {
8612 if (IS_PINEVIEW(dev))
8613 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
8614 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
8615 else
8616 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
8617 DPLL_FPA01_P1_POST_DIV_SHIFT);
8618
8619 switch (dpll & DPLL_MODE_MASK) {
8620 case DPLLB_MODE_DAC_SERIAL:
8621 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
8622 5 : 10;
8623 break;
8624 case DPLLB_MODE_LVDS:
8625 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
8626 7 : 14;
8627 break;
8628 default:
8629 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
8630 "mode\n", (int)(dpll & DPLL_MODE_MASK));
8631 return;
8632 }
8633
8634 if (IS_PINEVIEW(dev))
8635 pineview_clock(refclk, &clock);
8636 else
8637 i9xx_clock(refclk, &clock);
8638 } else {
8639 u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS);
8640 bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN);
8641
8642 if (is_lvds) {
8643 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
8644 DPLL_FPA01_P1_POST_DIV_SHIFT);
8645
8646 if (lvds & LVDS_CLKB_POWER_UP)
8647 clock.p2 = 7;
8648 else
8649 clock.p2 = 14;
8650 } else {
8651 if (dpll & PLL_P1_DIVIDE_BY_TWO)
8652 clock.p1 = 2;
8653 else {
8654 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
8655 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
8656 }
8657 if (dpll & PLL_P2_DIVIDE_BY_4)
8658 clock.p2 = 4;
8659 else
8660 clock.p2 = 2;
8661 }
8662
8663 i9xx_clock(refclk, &clock);
8664 }
8665
8666 /*
8667 * This value includes pixel_multiplier. We will use
8668 * port_clock to compute adjusted_mode.crtc_clock in the
8669 * encoder's get_config() function.
8670 */
8671 pipe_config->port_clock = clock.dot;
8672 }
8673
8674 int intel_dotclock_calculate(int link_freq,
8675 const struct intel_link_m_n *m_n)
8676 {
8677 /*
8678 * The calculation for the data clock is:
8679 * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp
8680 * But we want to avoid losing precison if possible, so:
8681 * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp))
8682 *
8683 * and the link clock is simpler:
8684 * link_clock = (m * link_clock) / n
8685 */
8686
8687 if (!m_n->link_n)
8688 return 0;
8689
8690 return div_u64((u64)m_n->link_m * link_freq, m_n->link_n);
8691 }
8692
8693 static void ironlake_pch_clock_get(struct intel_crtc *crtc,
8694 struct intel_crtc_config *pipe_config)
8695 {
8696 struct drm_device *dev = crtc->base.dev;
8697
8698 /* read out port_clock from the DPLL */
8699 i9xx_crtc_clock_get(crtc, pipe_config);
8700
8701 /*
8702 * This value does not include pixel_multiplier.
8703 * We will check that port_clock and adjusted_mode.crtc_clock
8704 * agree once we know their relationship in the encoder's
8705 * get_config() function.
8706 */
8707 pipe_config->adjusted_mode.crtc_clock =
8708 intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000,
8709 &pipe_config->fdi_m_n);
8710 }
8711
8712 /** Returns the currently programmed mode of the given pipe. */
8713 struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
8714 struct drm_crtc *crtc)
8715 {
8716 struct drm_i915_private *dev_priv = dev->dev_private;
8717 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8718 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
8719 struct drm_display_mode *mode;
8720 struct intel_crtc_config pipe_config;
8721 int htot = I915_READ(HTOTAL(cpu_transcoder));
8722 int hsync = I915_READ(HSYNC(cpu_transcoder));
8723 int vtot = I915_READ(VTOTAL(cpu_transcoder));
8724 int vsync = I915_READ(VSYNC(cpu_transcoder));
8725 enum pipe pipe = intel_crtc->pipe;
8726
8727 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
8728 if (!mode)
8729 return NULL;
8730
8731 /*
8732 * Construct a pipe_config sufficient for getting the clock info
8733 * back out of crtc_clock_get.
8734 *
8735 * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need
8736 * to use a real value here instead.
8737 */
8738 pipe_config.cpu_transcoder = (enum transcoder) pipe;
8739 pipe_config.pixel_multiplier = 1;
8740 pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe));
8741 pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe));
8742 pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe));
8743 i9xx_crtc_clock_get(intel_crtc, &pipe_config);
8744
8745 mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier;
8746 mode->hdisplay = (htot & 0xffff) + 1;
8747 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
8748 mode->hsync_start = (hsync & 0xffff) + 1;
8749 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
8750 mode->vdisplay = (vtot & 0xffff) + 1;
8751 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
8752 mode->vsync_start = (vsync & 0xffff) + 1;
8753 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
8754
8755 drm_mode_set_name(mode);
8756
8757 return mode;
8758 }
8759
8760 static void intel_increase_pllclock(struct drm_device *dev,
8761 enum pipe pipe)
8762 {
8763 struct drm_i915_private *dev_priv = dev->dev_private;
8764 int dpll_reg = DPLL(pipe);
8765 int dpll;
8766
8767 if (HAS_PCH_SPLIT(dev))
8768 return;
8769
8770 if (!dev_priv->lvds_downclock_avail)
8771 return;
8772
8773 dpll = I915_READ(dpll_reg);
8774 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
8775 DRM_DEBUG_DRIVER("upclocking LVDS\n");
8776
8777 assert_panel_unlocked(dev_priv, pipe);
8778
8779 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
8780 I915_WRITE(dpll_reg, dpll);
8781 intel_wait_for_vblank(dev, pipe);
8782
8783 dpll = I915_READ(dpll_reg);
8784 if (dpll & DISPLAY_RATE_SELECT_FPA1)
8785 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
8786 }
8787 }
8788
8789 static void intel_decrease_pllclock(struct drm_crtc *crtc)
8790 {
8791 struct drm_device *dev = crtc->dev;
8792 struct drm_i915_private *dev_priv = dev->dev_private;
8793 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8794
8795 if (HAS_PCH_SPLIT(dev))
8796 return;
8797
8798 if (!dev_priv->lvds_downclock_avail)
8799 return;
8800
8801 /*
8802 * Since this is called by a timer, we should never get here in
8803 * the manual case.
8804 */
8805 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
8806 int pipe = intel_crtc->pipe;
8807 int dpll_reg = DPLL(pipe);
8808 int dpll;
8809
8810 DRM_DEBUG_DRIVER("downclocking LVDS\n");
8811
8812 assert_panel_unlocked(dev_priv, pipe);
8813
8814 dpll = I915_READ(dpll_reg);
8815 dpll |= DISPLAY_RATE_SELECT_FPA1;
8816 I915_WRITE(dpll_reg, dpll);
8817 intel_wait_for_vblank(dev, pipe);
8818 dpll = I915_READ(dpll_reg);
8819 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
8820 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
8821 }
8822
8823 }
8824
8825 void intel_mark_busy(struct drm_device *dev)
8826 {
8827 struct drm_i915_private *dev_priv = dev->dev_private;
8828
8829 if (dev_priv->mm.busy)
8830 return;
8831
8832 intel_runtime_pm_get(dev_priv);
8833 i915_update_gfx_val(dev_priv);
8834 dev_priv->mm.busy = true;
8835 }
8836
8837 void intel_mark_idle(struct drm_device *dev)
8838 {
8839 struct drm_i915_private *dev_priv = dev->dev_private;
8840 struct drm_crtc *crtc;
8841
8842 if (!dev_priv->mm.busy)
8843 return;
8844
8845 dev_priv->mm.busy = false;
8846
8847 if (!i915.powersave)
8848 goto out;
8849
8850 for_each_crtc(dev, crtc) {
8851 if (!crtc->primary->fb)
8852 continue;
8853
8854 intel_decrease_pllclock(crtc);
8855 }
8856
8857 if (INTEL_INFO(dev)->gen >= 6)
8858 gen6_rps_idle(dev->dev_private);
8859
8860 out:
8861 intel_runtime_pm_put(dev_priv);
8862 }
8863
8864
8865 /**
8866 * intel_mark_fb_busy - mark given planes as busy
8867 * @dev: DRM device
8868 * @frontbuffer_bits: bits for the affected planes
8869 * @ring: optional ring for asynchronous commands
8870 *
8871 * This function gets called every time the screen contents change. It can be
8872 * used to keep e.g. the update rate at the nominal refresh rate with DRRS.
8873 */
8874 static void intel_mark_fb_busy(struct drm_device *dev,
8875 unsigned frontbuffer_bits,
8876 struct intel_engine_cs *ring)
8877 {
8878 enum pipe pipe;
8879
8880 if (!i915.powersave)
8881 return;
8882
8883 for_each_pipe(pipe) {
8884 if (!(frontbuffer_bits & INTEL_FRONTBUFFER_ALL_MASK(pipe)))
8885 continue;
8886
8887 intel_increase_pllclock(dev, pipe);
8888 if (ring && intel_fbc_enabled(dev))
8889 ring->fbc_dirty = true;
8890 }
8891 }
8892
8893 /**
8894 * intel_fb_obj_invalidate - invalidate frontbuffer object
8895 * @obj: GEM object to invalidate
8896 * @ring: set for asynchronous rendering
8897 *
8898 * This function gets called every time rendering on the given object starts and
8899 * frontbuffer caching (fbc, low refresh rate for DRRS, panel self refresh) must
8900 * be invalidated. If @ring is non-NULL any subsequent invalidation will be delayed
8901 * until the rendering completes or a flip on this frontbuffer plane is
8902 * scheduled.
8903 */
8904 void intel_fb_obj_invalidate(struct drm_i915_gem_object *obj,
8905 struct intel_engine_cs *ring)
8906 {
8907 struct drm_device *dev = obj->base.dev;
8908 struct drm_i915_private *dev_priv = dev->dev_private;
8909
8910 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
8911
8912 if (!obj->frontbuffer_bits)
8913 return;
8914
8915 if (ring) {
8916 mutex_lock(&dev_priv->fb_tracking.lock);
8917 dev_priv->fb_tracking.busy_bits
8918 |= obj->frontbuffer_bits;
8919 dev_priv->fb_tracking.flip_bits
8920 &= ~obj->frontbuffer_bits;
8921 mutex_unlock(&dev_priv->fb_tracking.lock);
8922 }
8923
8924 intel_mark_fb_busy(dev, obj->frontbuffer_bits, ring);
8925
8926 intel_edp_psr_exit(dev);
8927 }
8928
8929 /**
8930 * intel_frontbuffer_flush - flush frontbuffer
8931 * @dev: DRM device
8932 * @frontbuffer_bits: frontbuffer plane tracking bits
8933 *
8934 * This function gets called every time rendering on the given planes has
8935 * completed and frontbuffer caching can be started again. Flushes will get
8936 * delayed if they're blocked by some oustanding asynchronous rendering.
8937 *
8938 * Can be called without any locks held.
8939 */
8940 void intel_frontbuffer_flush(struct drm_device *dev,
8941 unsigned frontbuffer_bits)
8942 {
8943 struct drm_i915_private *dev_priv = dev->dev_private;
8944
8945 /* Delay flushing when rings are still busy.*/
8946 mutex_lock(&dev_priv->fb_tracking.lock);
8947 frontbuffer_bits &= ~dev_priv->fb_tracking.busy_bits;
8948 mutex_unlock(&dev_priv->fb_tracking.lock);
8949
8950 intel_mark_fb_busy(dev, frontbuffer_bits, NULL);
8951
8952 intel_edp_psr_exit(dev);
8953 }
8954
8955 /**
8956 * intel_fb_obj_flush - flush frontbuffer object
8957 * @obj: GEM object to flush
8958 * @retire: set when retiring asynchronous rendering
8959 *
8960 * This function gets called every time rendering on the given object has
8961 * completed and frontbuffer caching can be started again. If @retire is true
8962 * then any delayed flushes will be unblocked.
8963 */
8964 void intel_fb_obj_flush(struct drm_i915_gem_object *obj,
8965 bool retire)
8966 {
8967 struct drm_device *dev = obj->base.dev;
8968 struct drm_i915_private *dev_priv = dev->dev_private;
8969 unsigned frontbuffer_bits;
8970
8971 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
8972
8973 if (!obj->frontbuffer_bits)
8974 return;
8975
8976 frontbuffer_bits = obj->frontbuffer_bits;
8977
8978 if (retire) {
8979 mutex_lock(&dev_priv->fb_tracking.lock);
8980 /* Filter out new bits since rendering started. */
8981 frontbuffer_bits &= dev_priv->fb_tracking.busy_bits;
8982
8983 dev_priv->fb_tracking.busy_bits &= ~frontbuffer_bits;
8984 mutex_unlock(&dev_priv->fb_tracking.lock);
8985 }
8986
8987 intel_frontbuffer_flush(dev, frontbuffer_bits);
8988 }
8989
8990 /**
8991 * intel_frontbuffer_flip_prepare - prepare asnychronous frontbuffer flip
8992 * @dev: DRM device
8993 * @frontbuffer_bits: frontbuffer plane tracking bits
8994 *
8995 * This function gets called after scheduling a flip on @obj. The actual
8996 * frontbuffer flushing will be delayed until completion is signalled with
8997 * intel_frontbuffer_flip_complete. If an invalidate happens in between this
8998 * flush will be cancelled.
8999 *
9000 * Can be called without any locks held.
9001 */
9002 void intel_frontbuffer_flip_prepare(struct drm_device *dev,
9003 unsigned frontbuffer_bits)
9004 {
9005 struct drm_i915_private *dev_priv = dev->dev_private;
9006
9007 mutex_lock(&dev_priv->fb_tracking.lock);
9008 dev_priv->fb_tracking.flip_bits
9009 |= frontbuffer_bits;
9010 mutex_unlock(&dev_priv->fb_tracking.lock);
9011 }
9012
9013 /**
9014 * intel_frontbuffer_flip_complete - complete asynchronous frontbuffer flush
9015 * @dev: DRM device
9016 * @frontbuffer_bits: frontbuffer plane tracking bits
9017 *
9018 * This function gets called after the flip has been latched and will complete
9019 * on the next vblank. It will execute the fush if it hasn't been cancalled yet.
9020 *
9021 * Can be called without any locks held.
9022 */
9023 void intel_frontbuffer_flip_complete(struct drm_device *dev,
9024 unsigned frontbuffer_bits)
9025 {
9026 struct drm_i915_private *dev_priv = dev->dev_private;
9027
9028 mutex_lock(&dev_priv->fb_tracking.lock);
9029 /* Mask any cancelled flips. */
9030 frontbuffer_bits &= dev_priv->fb_tracking.flip_bits;
9031 dev_priv->fb_tracking.flip_bits &= ~frontbuffer_bits;
9032 mutex_unlock(&dev_priv->fb_tracking.lock);
9033
9034 intel_frontbuffer_flush(dev, frontbuffer_bits);
9035 }
9036
9037 static void intel_crtc_destroy(struct drm_crtc *crtc)
9038 {
9039 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9040 struct drm_device *dev = crtc->dev;
9041 struct intel_unpin_work *work;
9042 unsigned long flags;
9043
9044 spin_lock_irqsave(&dev->event_lock, flags);
9045 work = intel_crtc->unpin_work;
9046 intel_crtc->unpin_work = NULL;
9047 spin_unlock_irqrestore(&dev->event_lock, flags);
9048
9049 if (work) {
9050 cancel_work_sync(&work->work);
9051 kfree(work);
9052 }
9053
9054 drm_crtc_cleanup(crtc);
9055
9056 kfree(intel_crtc);
9057 }
9058
9059 static void intel_unpin_work_fn(struct work_struct *__work)
9060 {
9061 struct intel_unpin_work *work =
9062 container_of(__work, struct intel_unpin_work, work);
9063 struct drm_device *dev = work->crtc->dev;
9064 enum pipe pipe = to_intel_crtc(work->crtc)->pipe;
9065
9066 mutex_lock(&dev->struct_mutex);
9067 intel_unpin_fb_obj(work->old_fb_obj);
9068 drm_gem_object_unreference(&work->pending_flip_obj->base);
9069 drm_gem_object_unreference(&work->old_fb_obj->base);
9070
9071 intel_update_fbc(dev);
9072 mutex_unlock(&dev->struct_mutex);
9073
9074 intel_frontbuffer_flip_complete(dev, INTEL_FRONTBUFFER_PRIMARY(pipe));
9075
9076 BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0);
9077 atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count);
9078
9079 kfree(work);
9080 }
9081
9082 static void do_intel_finish_page_flip(struct drm_device *dev,
9083 struct drm_crtc *crtc)
9084 {
9085 struct drm_i915_private *dev_priv = dev->dev_private;
9086 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9087 struct intel_unpin_work *work;
9088 unsigned long flags;
9089
9090 /* Ignore early vblank irqs */
9091 if (intel_crtc == NULL)
9092 return;
9093
9094 spin_lock_irqsave(&dev->event_lock, flags);
9095 work = intel_crtc->unpin_work;
9096
9097 /* Ensure we don't miss a work->pending update ... */
9098 smp_rmb();
9099
9100 if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) {
9101 spin_unlock_irqrestore(&dev->event_lock, flags);
9102 return;
9103 }
9104
9105 /* and that the unpin work is consistent wrt ->pending. */
9106 smp_rmb();
9107
9108 intel_crtc->unpin_work = NULL;
9109
9110 if (work->event)
9111 drm_send_vblank_event(dev, intel_crtc->pipe, work->event);
9112
9113 drm_crtc_vblank_put(crtc);
9114
9115 spin_unlock_irqrestore(&dev->event_lock, flags);
9116
9117 wake_up_all(&dev_priv->pending_flip_queue);
9118
9119 queue_work(dev_priv->wq, &work->work);
9120
9121 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
9122 }
9123
9124 void intel_finish_page_flip(struct drm_device *dev, int pipe)
9125 {
9126 struct drm_i915_private *dev_priv = dev->dev_private;
9127 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
9128
9129 do_intel_finish_page_flip(dev, crtc);
9130 }
9131
9132 void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
9133 {
9134 struct drm_i915_private *dev_priv = dev->dev_private;
9135 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
9136
9137 do_intel_finish_page_flip(dev, crtc);
9138 }
9139
9140 /* Is 'a' after or equal to 'b'? */
9141 static bool g4x_flip_count_after_eq(u32 a, u32 b)
9142 {
9143 return !((a - b) & 0x80000000);
9144 }
9145
9146 static bool page_flip_finished(struct intel_crtc *crtc)
9147 {
9148 struct drm_device *dev = crtc->base.dev;
9149 struct drm_i915_private *dev_priv = dev->dev_private;
9150
9151 /*
9152 * The relevant registers doen't exist on pre-ctg.
9153 * As the flip done interrupt doesn't trigger for mmio
9154 * flips on gmch platforms, a flip count check isn't
9155 * really needed there. But since ctg has the registers,
9156 * include it in the check anyway.
9157 */
9158 if (INTEL_INFO(dev)->gen < 5 && !IS_G4X(dev))
9159 return true;
9160
9161 /*
9162 * A DSPSURFLIVE check isn't enough in case the mmio and CS flips
9163 * used the same base address. In that case the mmio flip might
9164 * have completed, but the CS hasn't even executed the flip yet.
9165 *
9166 * A flip count check isn't enough as the CS might have updated
9167 * the base address just after start of vblank, but before we
9168 * managed to process the interrupt. This means we'd complete the
9169 * CS flip too soon.
9170 *
9171 * Combining both checks should get us a good enough result. It may
9172 * still happen that the CS flip has been executed, but has not
9173 * yet actually completed. But in case the base address is the same
9174 * anyway, we don't really care.
9175 */
9176 return (I915_READ(DSPSURFLIVE(crtc->plane)) & ~0xfff) ==
9177 crtc->unpin_work->gtt_offset &&
9178 g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_GM45(crtc->pipe)),
9179 crtc->unpin_work->flip_count);
9180 }
9181
9182 void intel_prepare_page_flip(struct drm_device *dev, int plane)
9183 {
9184 struct drm_i915_private *dev_priv = dev->dev_private;
9185 struct intel_crtc *intel_crtc =
9186 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
9187 unsigned long flags;
9188
9189 /* NB: An MMIO update of the plane base pointer will also
9190 * generate a page-flip completion irq, i.e. every modeset
9191 * is also accompanied by a spurious intel_prepare_page_flip().
9192 */
9193 spin_lock_irqsave(&dev->event_lock, flags);
9194 if (intel_crtc->unpin_work && page_flip_finished(intel_crtc))
9195 atomic_inc_not_zero(&intel_crtc->unpin_work->pending);
9196 spin_unlock_irqrestore(&dev->event_lock, flags);
9197 }
9198
9199 static inline void intel_mark_page_flip_active(struct intel_crtc *intel_crtc)
9200 {
9201 /* Ensure that the work item is consistent when activating it ... */
9202 smp_wmb();
9203 atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING);
9204 /* and that it is marked active as soon as the irq could fire. */
9205 smp_wmb();
9206 }
9207
9208 static int intel_gen2_queue_flip(struct drm_device *dev,
9209 struct drm_crtc *crtc,
9210 struct drm_framebuffer *fb,
9211 struct drm_i915_gem_object *obj,
9212 struct intel_engine_cs *ring,
9213 uint32_t flags)
9214 {
9215 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9216 u32 flip_mask;
9217 int ret;
9218
9219 ret = intel_ring_begin(ring, 6);
9220 if (ret)
9221 return ret;
9222
9223 /* Can't queue multiple flips, so wait for the previous
9224 * one to finish before executing the next.
9225 */
9226 if (intel_crtc->plane)
9227 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
9228 else
9229 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
9230 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
9231 intel_ring_emit(ring, MI_NOOP);
9232 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9233 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9234 intel_ring_emit(ring, fb->pitches[0]);
9235 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9236 intel_ring_emit(ring, 0); /* aux display base address, unused */
9237
9238 intel_mark_page_flip_active(intel_crtc);
9239 __intel_ring_advance(ring);
9240 return 0;
9241 }
9242
9243 static int intel_gen3_queue_flip(struct drm_device *dev,
9244 struct drm_crtc *crtc,
9245 struct drm_framebuffer *fb,
9246 struct drm_i915_gem_object *obj,
9247 struct intel_engine_cs *ring,
9248 uint32_t flags)
9249 {
9250 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9251 u32 flip_mask;
9252 int ret;
9253
9254 ret = intel_ring_begin(ring, 6);
9255 if (ret)
9256 return ret;
9257
9258 if (intel_crtc->plane)
9259 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
9260 else
9261 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
9262 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
9263 intel_ring_emit(ring, MI_NOOP);
9264 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
9265 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9266 intel_ring_emit(ring, fb->pitches[0]);
9267 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9268 intel_ring_emit(ring, MI_NOOP);
9269
9270 intel_mark_page_flip_active(intel_crtc);
9271 __intel_ring_advance(ring);
9272 return 0;
9273 }
9274
9275 static int intel_gen4_queue_flip(struct drm_device *dev,
9276 struct drm_crtc *crtc,
9277 struct drm_framebuffer *fb,
9278 struct drm_i915_gem_object *obj,
9279 struct intel_engine_cs *ring,
9280 uint32_t flags)
9281 {
9282 struct drm_i915_private *dev_priv = dev->dev_private;
9283 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9284 uint32_t pf, pipesrc;
9285 int ret;
9286
9287 ret = intel_ring_begin(ring, 4);
9288 if (ret)
9289 return ret;
9290
9291 /* i965+ uses the linear or tiled offsets from the
9292 * Display Registers (which do not change across a page-flip)
9293 * so we need only reprogram the base address.
9294 */
9295 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9296 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9297 intel_ring_emit(ring, fb->pitches[0]);
9298 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset |
9299 obj->tiling_mode);
9300
9301 /* XXX Enabling the panel-fitter across page-flip is so far
9302 * untested on non-native modes, so ignore it for now.
9303 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
9304 */
9305 pf = 0;
9306 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
9307 intel_ring_emit(ring, pf | pipesrc);
9308
9309 intel_mark_page_flip_active(intel_crtc);
9310 __intel_ring_advance(ring);
9311 return 0;
9312 }
9313
9314 static int intel_gen6_queue_flip(struct drm_device *dev,
9315 struct drm_crtc *crtc,
9316 struct drm_framebuffer *fb,
9317 struct drm_i915_gem_object *obj,
9318 struct intel_engine_cs *ring,
9319 uint32_t flags)
9320 {
9321 struct drm_i915_private *dev_priv = dev->dev_private;
9322 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9323 uint32_t pf, pipesrc;
9324 int ret;
9325
9326 ret = intel_ring_begin(ring, 4);
9327 if (ret)
9328 return ret;
9329
9330 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9331 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9332 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
9333 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9334
9335 /* Contrary to the suggestions in the documentation,
9336 * "Enable Panel Fitter" does not seem to be required when page
9337 * flipping with a non-native mode, and worse causes a normal
9338 * modeset to fail.
9339 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
9340 */
9341 pf = 0;
9342 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
9343 intel_ring_emit(ring, pf | pipesrc);
9344
9345 intel_mark_page_flip_active(intel_crtc);
9346 __intel_ring_advance(ring);
9347 return 0;
9348 }
9349
9350 static int intel_gen7_queue_flip(struct drm_device *dev,
9351 struct drm_crtc *crtc,
9352 struct drm_framebuffer *fb,
9353 struct drm_i915_gem_object *obj,
9354 struct intel_engine_cs *ring,
9355 uint32_t flags)
9356 {
9357 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9358 uint32_t plane_bit = 0;
9359 int len, ret;
9360
9361 switch (intel_crtc->plane) {
9362 case PLANE_A:
9363 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
9364 break;
9365 case PLANE_B:
9366 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
9367 break;
9368 case PLANE_C:
9369 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
9370 break;
9371 default:
9372 WARN_ONCE(1, "unknown plane in flip command\n");
9373 return -ENODEV;
9374 }
9375
9376 len = 4;
9377 if (ring->id == RCS) {
9378 len += 6;
9379 /*
9380 * On Gen 8, SRM is now taking an extra dword to accommodate
9381 * 48bits addresses, and we need a NOOP for the batch size to
9382 * stay even.
9383 */
9384 if (IS_GEN8(dev))
9385 len += 2;
9386 }
9387
9388 /*
9389 * BSpec MI_DISPLAY_FLIP for IVB:
9390 * "The full packet must be contained within the same cache line."
9391 *
9392 * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same
9393 * cacheline, if we ever start emitting more commands before
9394 * the MI_DISPLAY_FLIP we may need to first emit everything else,
9395 * then do the cacheline alignment, and finally emit the
9396 * MI_DISPLAY_FLIP.
9397 */
9398 ret = intel_ring_cacheline_align(ring);
9399 if (ret)
9400 return ret;
9401
9402 ret = intel_ring_begin(ring, len);
9403 if (ret)
9404 return ret;
9405
9406 /* Unmask the flip-done completion message. Note that the bspec says that
9407 * we should do this for both the BCS and RCS, and that we must not unmask
9408 * more than one flip event at any time (or ensure that one flip message
9409 * can be sent by waiting for flip-done prior to queueing new flips).
9410 * Experimentation says that BCS works despite DERRMR masking all
9411 * flip-done completion events and that unmasking all planes at once
9412 * for the RCS also doesn't appear to drop events. Setting the DERRMR
9413 * to zero does lead to lockups within MI_DISPLAY_FLIP.
9414 */
9415 if (ring->id == RCS) {
9416 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1));
9417 intel_ring_emit(ring, DERRMR);
9418 intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE |
9419 DERRMR_PIPEB_PRI_FLIP_DONE |
9420 DERRMR_PIPEC_PRI_FLIP_DONE));
9421 if (IS_GEN8(dev))
9422 intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8(1) |
9423 MI_SRM_LRM_GLOBAL_GTT);
9424 else
9425 intel_ring_emit(ring, MI_STORE_REGISTER_MEM(1) |
9426 MI_SRM_LRM_GLOBAL_GTT);
9427 intel_ring_emit(ring, DERRMR);
9428 intel_ring_emit(ring, ring->scratch.gtt_offset + 256);
9429 if (IS_GEN8(dev)) {
9430 intel_ring_emit(ring, 0);
9431 intel_ring_emit(ring, MI_NOOP);
9432 }
9433 }
9434
9435 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
9436 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
9437 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9438 intel_ring_emit(ring, (MI_NOOP));
9439
9440 intel_mark_page_flip_active(intel_crtc);
9441 __intel_ring_advance(ring);
9442 return 0;
9443 }
9444
9445 static bool use_mmio_flip(struct intel_engine_cs *ring,
9446 struct drm_i915_gem_object *obj)
9447 {
9448 /*
9449 * This is not being used for older platforms, because
9450 * non-availability of flip done interrupt forces us to use
9451 * CS flips. Older platforms derive flip done using some clever
9452 * tricks involving the flip_pending status bits and vblank irqs.
9453 * So using MMIO flips there would disrupt this mechanism.
9454 */
9455
9456 if (ring == NULL)
9457 return true;
9458
9459 if (INTEL_INFO(ring->dev)->gen < 5)
9460 return false;
9461
9462 if (i915.use_mmio_flip < 0)
9463 return false;
9464 else if (i915.use_mmio_flip > 0)
9465 return true;
9466 else
9467 return ring != obj->ring;
9468 }
9469
9470 static void intel_do_mmio_flip(struct intel_crtc *intel_crtc)
9471 {
9472 struct drm_device *dev = intel_crtc->base.dev;
9473 struct drm_i915_private *dev_priv = dev->dev_private;
9474 struct intel_framebuffer *intel_fb =
9475 to_intel_framebuffer(intel_crtc->base.primary->fb);
9476 struct drm_i915_gem_object *obj = intel_fb->obj;
9477 u32 dspcntr;
9478 u32 reg;
9479
9480 intel_mark_page_flip_active(intel_crtc);
9481
9482 reg = DSPCNTR(intel_crtc->plane);
9483 dspcntr = I915_READ(reg);
9484
9485 if (INTEL_INFO(dev)->gen >= 4) {
9486 if (obj->tiling_mode != I915_TILING_NONE)
9487 dspcntr |= DISPPLANE_TILED;
9488 else
9489 dspcntr &= ~DISPPLANE_TILED;
9490 }
9491 I915_WRITE(reg, dspcntr);
9492
9493 I915_WRITE(DSPSURF(intel_crtc->plane),
9494 intel_crtc->unpin_work->gtt_offset);
9495 POSTING_READ(DSPSURF(intel_crtc->plane));
9496 }
9497
9498 static int intel_postpone_flip(struct drm_i915_gem_object *obj)
9499 {
9500 struct intel_engine_cs *ring;
9501 int ret;
9502
9503 lockdep_assert_held(&obj->base.dev->struct_mutex);
9504
9505 if (!obj->last_write_seqno)
9506 return 0;
9507
9508 ring = obj->ring;
9509
9510 if (i915_seqno_passed(ring->get_seqno(ring, true),
9511 obj->last_write_seqno))
9512 return 0;
9513
9514 ret = i915_gem_check_olr(ring, obj->last_write_seqno);
9515 if (ret)
9516 return ret;
9517
9518 if (WARN_ON(!ring->irq_get(ring)))
9519 return 0;
9520
9521 return 1;
9522 }
9523
9524 void intel_notify_mmio_flip(struct intel_engine_cs *ring)
9525 {
9526 struct drm_i915_private *dev_priv = to_i915(ring->dev);
9527 struct intel_crtc *intel_crtc;
9528 unsigned long irq_flags;
9529 u32 seqno;
9530
9531 seqno = ring->get_seqno(ring, false);
9532
9533 spin_lock_irqsave(&dev_priv->mmio_flip_lock, irq_flags);
9534 for_each_intel_crtc(ring->dev, intel_crtc) {
9535 struct intel_mmio_flip *mmio_flip;
9536
9537 mmio_flip = &intel_crtc->mmio_flip;
9538 if (mmio_flip->seqno == 0)
9539 continue;
9540
9541 if (ring->id != mmio_flip->ring_id)
9542 continue;
9543
9544 if (i915_seqno_passed(seqno, mmio_flip->seqno)) {
9545 intel_do_mmio_flip(intel_crtc);
9546 mmio_flip->seqno = 0;
9547 ring->irq_put(ring);
9548 }
9549 }
9550 spin_unlock_irqrestore(&dev_priv->mmio_flip_lock, irq_flags);
9551 }
9552
9553 static int intel_queue_mmio_flip(struct drm_device *dev,
9554 struct drm_crtc *crtc,
9555 struct drm_framebuffer *fb,
9556 struct drm_i915_gem_object *obj,
9557 struct intel_engine_cs *ring,
9558 uint32_t flags)
9559 {
9560 struct drm_i915_private *dev_priv = dev->dev_private;
9561 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9562 unsigned long irq_flags;
9563 int ret;
9564
9565 if (WARN_ON(intel_crtc->mmio_flip.seqno))
9566 return -EBUSY;
9567
9568 ret = intel_postpone_flip(obj);
9569 if (ret < 0)
9570 return ret;
9571 if (ret == 0) {
9572 intel_do_mmio_flip(intel_crtc);
9573 return 0;
9574 }
9575
9576 spin_lock_irqsave(&dev_priv->mmio_flip_lock, irq_flags);
9577 intel_crtc->mmio_flip.seqno = obj->last_write_seqno;
9578 intel_crtc->mmio_flip.ring_id = obj->ring->id;
9579 spin_unlock_irqrestore(&dev_priv->mmio_flip_lock, irq_flags);
9580
9581 /*
9582 * Double check to catch cases where irq fired before
9583 * mmio flip data was ready
9584 */
9585 intel_notify_mmio_flip(obj->ring);
9586 return 0;
9587 }
9588
9589 static int intel_default_queue_flip(struct drm_device *dev,
9590 struct drm_crtc *crtc,
9591 struct drm_framebuffer *fb,
9592 struct drm_i915_gem_object *obj,
9593 struct intel_engine_cs *ring,
9594 uint32_t flags)
9595 {
9596 return -ENODEV;
9597 }
9598
9599 static int intel_crtc_page_flip(struct drm_crtc *crtc,
9600 struct drm_framebuffer *fb,
9601 struct drm_pending_vblank_event *event,
9602 uint32_t page_flip_flags)
9603 {
9604 struct drm_device *dev = crtc->dev;
9605 struct drm_i915_private *dev_priv = dev->dev_private;
9606 struct drm_framebuffer *old_fb = crtc->primary->fb;
9607 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
9608 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9609 enum pipe pipe = intel_crtc->pipe;
9610 struct intel_unpin_work *work;
9611 struct intel_engine_cs *ring;
9612 unsigned long flags;
9613 int ret;
9614
9615 /*
9616 * drm_mode_page_flip_ioctl() should already catch this, but double
9617 * check to be safe. In the future we may enable pageflipping from
9618 * a disabled primary plane.
9619 */
9620 if (WARN_ON(intel_fb_obj(old_fb) == NULL))
9621 return -EBUSY;
9622
9623 /* Can't change pixel format via MI display flips. */
9624 if (fb->pixel_format != crtc->primary->fb->pixel_format)
9625 return -EINVAL;
9626
9627 /*
9628 * TILEOFF/LINOFF registers can't be changed via MI display flips.
9629 * Note that pitch changes could also affect these register.
9630 */
9631 if (INTEL_INFO(dev)->gen > 3 &&
9632 (fb->offsets[0] != crtc->primary->fb->offsets[0] ||
9633 fb->pitches[0] != crtc->primary->fb->pitches[0]))
9634 return -EINVAL;
9635
9636 if (i915_terminally_wedged(&dev_priv->gpu_error))
9637 goto out_hang;
9638
9639 work = kzalloc(sizeof(*work), GFP_KERNEL);
9640 if (work == NULL)
9641 return -ENOMEM;
9642
9643 work->event = event;
9644 work->crtc = crtc;
9645 work->old_fb_obj = intel_fb_obj(old_fb);
9646 INIT_WORK(&work->work, intel_unpin_work_fn);
9647
9648 ret = drm_crtc_vblank_get(crtc);
9649 if (ret)
9650 goto free_work;
9651
9652 /* We borrow the event spin lock for protecting unpin_work */
9653 spin_lock_irqsave(&dev->event_lock, flags);
9654 if (intel_crtc->unpin_work) {
9655 spin_unlock_irqrestore(&dev->event_lock, flags);
9656 kfree(work);
9657 drm_crtc_vblank_put(crtc);
9658
9659 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
9660 return -EBUSY;
9661 }
9662 intel_crtc->unpin_work = work;
9663 spin_unlock_irqrestore(&dev->event_lock, flags);
9664
9665 if (atomic_read(&intel_crtc->unpin_work_count) >= 2)
9666 flush_workqueue(dev_priv->wq);
9667
9668 ret = i915_mutex_lock_interruptible(dev);
9669 if (ret)
9670 goto cleanup;
9671
9672 /* Reference the objects for the scheduled work. */
9673 drm_gem_object_reference(&work->old_fb_obj->base);
9674 drm_gem_object_reference(&obj->base);
9675
9676 crtc->primary->fb = fb;
9677
9678 work->pending_flip_obj = obj;
9679
9680 work->enable_stall_check = true;
9681
9682 atomic_inc(&intel_crtc->unpin_work_count);
9683 intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter);
9684
9685 if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev))
9686 work->flip_count = I915_READ(PIPE_FLIPCOUNT_GM45(pipe)) + 1;
9687
9688 if (IS_VALLEYVIEW(dev)) {
9689 ring = &dev_priv->ring[BCS];
9690 if (obj->tiling_mode != work->old_fb_obj->tiling_mode)
9691 /* vlv: DISPLAY_FLIP fails to change tiling */
9692 ring = NULL;
9693 } else if (IS_IVYBRIDGE(dev)) {
9694 ring = &dev_priv->ring[BCS];
9695 } else if (INTEL_INFO(dev)->gen >= 7) {
9696 ring = obj->ring;
9697 if (ring == NULL || ring->id != RCS)
9698 ring = &dev_priv->ring[BCS];
9699 } else {
9700 ring = &dev_priv->ring[RCS];
9701 }
9702
9703 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
9704 if (ret)
9705 goto cleanup_pending;
9706
9707 work->gtt_offset =
9708 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset;
9709
9710 if (use_mmio_flip(ring, obj))
9711 ret = intel_queue_mmio_flip(dev, crtc, fb, obj, ring,
9712 page_flip_flags);
9713 else
9714 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, ring,
9715 page_flip_flags);
9716 if (ret)
9717 goto cleanup_unpin;
9718
9719 i915_gem_track_fb(work->old_fb_obj, obj,
9720 INTEL_FRONTBUFFER_PRIMARY(pipe));
9721
9722 intel_disable_fbc(dev);
9723 intel_frontbuffer_flip_prepare(dev, INTEL_FRONTBUFFER_PRIMARY(pipe));
9724 mutex_unlock(&dev->struct_mutex);
9725
9726 trace_i915_flip_request(intel_crtc->plane, obj);
9727
9728 return 0;
9729
9730 cleanup_unpin:
9731 intel_unpin_fb_obj(obj);
9732 cleanup_pending:
9733 atomic_dec(&intel_crtc->unpin_work_count);
9734 crtc->primary->fb = old_fb;
9735 drm_gem_object_unreference(&work->old_fb_obj->base);
9736 drm_gem_object_unreference(&obj->base);
9737 mutex_unlock(&dev->struct_mutex);
9738
9739 cleanup:
9740 spin_lock_irqsave(&dev->event_lock, flags);
9741 intel_crtc->unpin_work = NULL;
9742 spin_unlock_irqrestore(&dev->event_lock, flags);
9743
9744 drm_crtc_vblank_put(crtc);
9745 free_work:
9746 kfree(work);
9747
9748 if (ret == -EIO) {
9749 out_hang:
9750 intel_crtc_wait_for_pending_flips(crtc);
9751 ret = intel_pipe_set_base(crtc, crtc->x, crtc->y, fb);
9752 if (ret == 0 && event)
9753 drm_send_vblank_event(dev, pipe, event);
9754 }
9755 return ret;
9756 }
9757
9758 static struct drm_crtc_helper_funcs intel_helper_funcs = {
9759 .mode_set_base_atomic = intel_pipe_set_base_atomic,
9760 .load_lut = intel_crtc_load_lut,
9761 };
9762
9763 /**
9764 * intel_modeset_update_staged_output_state
9765 *
9766 * Updates the staged output configuration state, e.g. after we've read out the
9767 * current hw state.
9768 */
9769 static void intel_modeset_update_staged_output_state(struct drm_device *dev)
9770 {
9771 struct intel_crtc *crtc;
9772 struct intel_encoder *encoder;
9773 struct intel_connector *connector;
9774
9775 list_for_each_entry(connector, &dev->mode_config.connector_list,
9776 base.head) {
9777 connector->new_encoder =
9778 to_intel_encoder(connector->base.encoder);
9779 }
9780
9781 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
9782 base.head) {
9783 encoder->new_crtc =
9784 to_intel_crtc(encoder->base.crtc);
9785 }
9786
9787 for_each_intel_crtc(dev, crtc) {
9788 crtc->new_enabled = crtc->base.enabled;
9789
9790 if (crtc->new_enabled)
9791 crtc->new_config = &crtc->config;
9792 else
9793 crtc->new_config = NULL;
9794 }
9795 }
9796
9797 /**
9798 * intel_modeset_commit_output_state
9799 *
9800 * This function copies the stage display pipe configuration to the real one.
9801 */
9802 static void intel_modeset_commit_output_state(struct drm_device *dev)
9803 {
9804 struct intel_crtc *crtc;
9805 struct intel_encoder *encoder;
9806 struct intel_connector *connector;
9807
9808 list_for_each_entry(connector, &dev->mode_config.connector_list,
9809 base.head) {
9810 connector->base.encoder = &connector->new_encoder->base;
9811 }
9812
9813 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
9814 base.head) {
9815 encoder->base.crtc = &encoder->new_crtc->base;
9816 }
9817
9818 for_each_intel_crtc(dev, crtc) {
9819 crtc->base.enabled = crtc->new_enabled;
9820 }
9821 }
9822
9823 static void
9824 connected_sink_compute_bpp(struct intel_connector *connector,
9825 struct intel_crtc_config *pipe_config)
9826 {
9827 int bpp = pipe_config->pipe_bpp;
9828
9829 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n",
9830 connector->base.base.id,
9831 connector->base.name);
9832
9833 /* Don't use an invalid EDID bpc value */
9834 if (connector->base.display_info.bpc &&
9835 connector->base.display_info.bpc * 3 < bpp) {
9836 DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n",
9837 bpp, connector->base.display_info.bpc*3);
9838 pipe_config->pipe_bpp = connector->base.display_info.bpc*3;
9839 }
9840
9841 /* Clamp bpp to 8 on screens without EDID 1.4 */
9842 if (connector->base.display_info.bpc == 0 && bpp > 24) {
9843 DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n",
9844 bpp);
9845 pipe_config->pipe_bpp = 24;
9846 }
9847 }
9848
9849 static int
9850 compute_baseline_pipe_bpp(struct intel_crtc *crtc,
9851 struct drm_framebuffer *fb,
9852 struct intel_crtc_config *pipe_config)
9853 {
9854 struct drm_device *dev = crtc->base.dev;
9855 struct intel_connector *connector;
9856 int bpp;
9857
9858 switch (fb->pixel_format) {
9859 case DRM_FORMAT_C8:
9860 bpp = 8*3; /* since we go through a colormap */
9861 break;
9862 case DRM_FORMAT_XRGB1555:
9863 case DRM_FORMAT_ARGB1555:
9864 /* checked in intel_framebuffer_init already */
9865 if (WARN_ON(INTEL_INFO(dev)->gen > 3))
9866 return -EINVAL;
9867 case DRM_FORMAT_RGB565:
9868 bpp = 6*3; /* min is 18bpp */
9869 break;
9870 case DRM_FORMAT_XBGR8888:
9871 case DRM_FORMAT_ABGR8888:
9872 /* checked in intel_framebuffer_init already */
9873 if (WARN_ON(INTEL_INFO(dev)->gen < 4))
9874 return -EINVAL;
9875 case DRM_FORMAT_XRGB8888:
9876 case DRM_FORMAT_ARGB8888:
9877 bpp = 8*3;
9878 break;
9879 case DRM_FORMAT_XRGB2101010:
9880 case DRM_FORMAT_ARGB2101010:
9881 case DRM_FORMAT_XBGR2101010:
9882 case DRM_FORMAT_ABGR2101010:
9883 /* checked in intel_framebuffer_init already */
9884 if (WARN_ON(INTEL_INFO(dev)->gen < 4))
9885 return -EINVAL;
9886 bpp = 10*3;
9887 break;
9888 /* TODO: gen4+ supports 16 bpc floating point, too. */
9889 default:
9890 DRM_DEBUG_KMS("unsupported depth\n");
9891 return -EINVAL;
9892 }
9893
9894 pipe_config->pipe_bpp = bpp;
9895
9896 /* Clamp display bpp to EDID value */
9897 list_for_each_entry(connector, &dev->mode_config.connector_list,
9898 base.head) {
9899 if (!connector->new_encoder ||
9900 connector->new_encoder->new_crtc != crtc)
9901 continue;
9902
9903 connected_sink_compute_bpp(connector, pipe_config);
9904 }
9905
9906 return bpp;
9907 }
9908
9909 static void intel_dump_crtc_timings(const struct drm_display_mode *mode)
9910 {
9911 DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, "
9912 "type: 0x%x flags: 0x%x\n",
9913 mode->crtc_clock,
9914 mode->crtc_hdisplay, mode->crtc_hsync_start,
9915 mode->crtc_hsync_end, mode->crtc_htotal,
9916 mode->crtc_vdisplay, mode->crtc_vsync_start,
9917 mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags);
9918 }
9919
9920 static void intel_dump_pipe_config(struct intel_crtc *crtc,
9921 struct intel_crtc_config *pipe_config,
9922 const char *context)
9923 {
9924 DRM_DEBUG_KMS("[CRTC:%d]%s config for pipe %c\n", crtc->base.base.id,
9925 context, pipe_name(crtc->pipe));
9926
9927 DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder));
9928 DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n",
9929 pipe_config->pipe_bpp, pipe_config->dither);
9930 DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
9931 pipe_config->has_pch_encoder,
9932 pipe_config->fdi_lanes,
9933 pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n,
9934 pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n,
9935 pipe_config->fdi_m_n.tu);
9936 DRM_DEBUG_KMS("dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
9937 pipe_config->has_dp_encoder,
9938 pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n,
9939 pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n,
9940 pipe_config->dp_m_n.tu);
9941 DRM_DEBUG_KMS("requested mode:\n");
9942 drm_mode_debug_printmodeline(&pipe_config->requested_mode);
9943 DRM_DEBUG_KMS("adjusted mode:\n");
9944 drm_mode_debug_printmodeline(&pipe_config->adjusted_mode);
9945 intel_dump_crtc_timings(&pipe_config->adjusted_mode);
9946 DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock);
9947 DRM_DEBUG_KMS("pipe src size: %dx%d\n",
9948 pipe_config->pipe_src_w, pipe_config->pipe_src_h);
9949 DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n",
9950 pipe_config->gmch_pfit.control,
9951 pipe_config->gmch_pfit.pgm_ratios,
9952 pipe_config->gmch_pfit.lvds_border_bits);
9953 DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n",
9954 pipe_config->pch_pfit.pos,
9955 pipe_config->pch_pfit.size,
9956 pipe_config->pch_pfit.enabled ? "enabled" : "disabled");
9957 DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled);
9958 DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide);
9959 }
9960
9961 static bool encoders_cloneable(const struct intel_encoder *a,
9962 const struct intel_encoder *b)
9963 {
9964 /* masks could be asymmetric, so check both ways */
9965 return a == b || (a->cloneable & (1 << b->type) &&
9966 b->cloneable & (1 << a->type));
9967 }
9968
9969 static bool check_single_encoder_cloning(struct intel_crtc *crtc,
9970 struct intel_encoder *encoder)
9971 {
9972 struct drm_device *dev = crtc->base.dev;
9973 struct intel_encoder *source_encoder;
9974
9975 list_for_each_entry(source_encoder,
9976 &dev->mode_config.encoder_list, base.head) {
9977 if (source_encoder->new_crtc != crtc)
9978 continue;
9979
9980 if (!encoders_cloneable(encoder, source_encoder))
9981 return false;
9982 }
9983
9984 return true;
9985 }
9986
9987 static bool check_encoder_cloning(struct intel_crtc *crtc)
9988 {
9989 struct drm_device *dev = crtc->base.dev;
9990 struct intel_encoder *encoder;
9991
9992 list_for_each_entry(encoder,
9993 &dev->mode_config.encoder_list, base.head) {
9994 if (encoder->new_crtc != crtc)
9995 continue;
9996
9997 if (!check_single_encoder_cloning(crtc, encoder))
9998 return false;
9999 }
10000
10001 return true;
10002 }
10003
10004 static struct intel_crtc_config *
10005 intel_modeset_pipe_config(struct drm_crtc *crtc,
10006 struct drm_framebuffer *fb,
10007 struct drm_display_mode *mode)
10008 {
10009 struct drm_device *dev = crtc->dev;
10010 struct intel_encoder *encoder;
10011 struct intel_crtc_config *pipe_config;
10012 int plane_bpp, ret = -EINVAL;
10013 bool retry = true;
10014
10015 if (!check_encoder_cloning(to_intel_crtc(crtc))) {
10016 DRM_DEBUG_KMS("rejecting invalid cloning configuration\n");
10017 return ERR_PTR(-EINVAL);
10018 }
10019
10020 pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL);
10021 if (!pipe_config)
10022 return ERR_PTR(-ENOMEM);
10023
10024 drm_mode_copy(&pipe_config->adjusted_mode, mode);
10025 drm_mode_copy(&pipe_config->requested_mode, mode);
10026
10027 pipe_config->cpu_transcoder =
10028 (enum transcoder) to_intel_crtc(crtc)->pipe;
10029 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
10030
10031 /*
10032 * Sanitize sync polarity flags based on requested ones. If neither
10033 * positive or negative polarity is requested, treat this as meaning
10034 * negative polarity.
10035 */
10036 if (!(pipe_config->adjusted_mode.flags &
10037 (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC)))
10038 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC;
10039
10040 if (!(pipe_config->adjusted_mode.flags &
10041 (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC)))
10042 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC;
10043
10044 /* Compute a starting value for pipe_config->pipe_bpp taking the source
10045 * plane pixel format and any sink constraints into account. Returns the
10046 * source plane bpp so that dithering can be selected on mismatches
10047 * after encoders and crtc also have had their say. */
10048 plane_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc),
10049 fb, pipe_config);
10050 if (plane_bpp < 0)
10051 goto fail;
10052
10053 /*
10054 * Determine the real pipe dimensions. Note that stereo modes can
10055 * increase the actual pipe size due to the frame doubling and
10056 * insertion of additional space for blanks between the frame. This
10057 * is stored in the crtc timings. We use the requested mode to do this
10058 * computation to clearly distinguish it from the adjusted mode, which
10059 * can be changed by the connectors in the below retry loop.
10060 */
10061 drm_mode_set_crtcinfo(&pipe_config->requested_mode, CRTC_STEREO_DOUBLE);
10062 pipe_config->pipe_src_w = pipe_config->requested_mode.crtc_hdisplay;
10063 pipe_config->pipe_src_h = pipe_config->requested_mode.crtc_vdisplay;
10064
10065 encoder_retry:
10066 /* Ensure the port clock defaults are reset when retrying. */
10067 pipe_config->port_clock = 0;
10068 pipe_config->pixel_multiplier = 1;
10069
10070 /* Fill in default crtc timings, allow encoders to overwrite them. */
10071 drm_mode_set_crtcinfo(&pipe_config->adjusted_mode, CRTC_STEREO_DOUBLE);
10072
10073 /* Pass our mode to the connectors and the CRTC to give them a chance to
10074 * adjust it according to limitations or connector properties, and also
10075 * a chance to reject the mode entirely.
10076 */
10077 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10078 base.head) {
10079
10080 if (&encoder->new_crtc->base != crtc)
10081 continue;
10082
10083 if (!(encoder->compute_config(encoder, pipe_config))) {
10084 DRM_DEBUG_KMS("Encoder config failure\n");
10085 goto fail;
10086 }
10087 }
10088
10089 /* Set default port clock if not overwritten by the encoder. Needs to be
10090 * done afterwards in case the encoder adjusts the mode. */
10091 if (!pipe_config->port_clock)
10092 pipe_config->port_clock = pipe_config->adjusted_mode.crtc_clock
10093 * pipe_config->pixel_multiplier;
10094
10095 ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config);
10096 if (ret < 0) {
10097 DRM_DEBUG_KMS("CRTC fixup failed\n");
10098 goto fail;
10099 }
10100
10101 if (ret == RETRY) {
10102 if (WARN(!retry, "loop in pipe configuration computation\n")) {
10103 ret = -EINVAL;
10104 goto fail;
10105 }
10106
10107 DRM_DEBUG_KMS("CRTC bw constrained, retrying\n");
10108 retry = false;
10109 goto encoder_retry;
10110 }
10111
10112 pipe_config->dither = pipe_config->pipe_bpp != plane_bpp;
10113 DRM_DEBUG_KMS("plane bpp: %i, pipe bpp: %i, dithering: %i\n",
10114 plane_bpp, pipe_config->pipe_bpp, pipe_config->dither);
10115
10116 return pipe_config;
10117 fail:
10118 kfree(pipe_config);
10119 return ERR_PTR(ret);
10120 }
10121
10122 /* Computes which crtcs are affected and sets the relevant bits in the mask. For
10123 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
10124 static void
10125 intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes,
10126 unsigned *prepare_pipes, unsigned *disable_pipes)
10127 {
10128 struct intel_crtc *intel_crtc;
10129 struct drm_device *dev = crtc->dev;
10130 struct intel_encoder *encoder;
10131 struct intel_connector *connector;
10132 struct drm_crtc *tmp_crtc;
10133
10134 *disable_pipes = *modeset_pipes = *prepare_pipes = 0;
10135
10136 /* Check which crtcs have changed outputs connected to them, these need
10137 * to be part of the prepare_pipes mask. We don't (yet) support global
10138 * modeset across multiple crtcs, so modeset_pipes will only have one
10139 * bit set at most. */
10140 list_for_each_entry(connector, &dev->mode_config.connector_list,
10141 base.head) {
10142 if (connector->base.encoder == &connector->new_encoder->base)
10143 continue;
10144
10145 if (connector->base.encoder) {
10146 tmp_crtc = connector->base.encoder->crtc;
10147
10148 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
10149 }
10150
10151 if (connector->new_encoder)
10152 *prepare_pipes |=
10153 1 << connector->new_encoder->new_crtc->pipe;
10154 }
10155
10156 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10157 base.head) {
10158 if (encoder->base.crtc == &encoder->new_crtc->base)
10159 continue;
10160
10161 if (encoder->base.crtc) {
10162 tmp_crtc = encoder->base.crtc;
10163
10164 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
10165 }
10166
10167 if (encoder->new_crtc)
10168 *prepare_pipes |= 1 << encoder->new_crtc->pipe;
10169 }
10170
10171 /* Check for pipes that will be enabled/disabled ... */
10172 for_each_intel_crtc(dev, intel_crtc) {
10173 if (intel_crtc->base.enabled == intel_crtc->new_enabled)
10174 continue;
10175
10176 if (!intel_crtc->new_enabled)
10177 *disable_pipes |= 1 << intel_crtc->pipe;
10178 else
10179 *prepare_pipes |= 1 << intel_crtc->pipe;
10180 }
10181
10182
10183 /* set_mode is also used to update properties on life display pipes. */
10184 intel_crtc = to_intel_crtc(crtc);
10185 if (intel_crtc->new_enabled)
10186 *prepare_pipes |= 1 << intel_crtc->pipe;
10187
10188 /*
10189 * For simplicity do a full modeset on any pipe where the output routing
10190 * changed. We could be more clever, but that would require us to be
10191 * more careful with calling the relevant encoder->mode_set functions.
10192 */
10193 if (*prepare_pipes)
10194 *modeset_pipes = *prepare_pipes;
10195
10196 /* ... and mask these out. */
10197 *modeset_pipes &= ~(*disable_pipes);
10198 *prepare_pipes &= ~(*disable_pipes);
10199
10200 /*
10201 * HACK: We don't (yet) fully support global modesets. intel_set_config
10202 * obies this rule, but the modeset restore mode of
10203 * intel_modeset_setup_hw_state does not.
10204 */
10205 *modeset_pipes &= 1 << intel_crtc->pipe;
10206 *prepare_pipes &= 1 << intel_crtc->pipe;
10207
10208 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
10209 *modeset_pipes, *prepare_pipes, *disable_pipes);
10210 }
10211
10212 static bool intel_crtc_in_use(struct drm_crtc *crtc)
10213 {
10214 struct drm_encoder *encoder;
10215 struct drm_device *dev = crtc->dev;
10216
10217 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head)
10218 if (encoder->crtc == crtc)
10219 return true;
10220
10221 return false;
10222 }
10223
10224 static void
10225 intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes)
10226 {
10227 struct intel_encoder *intel_encoder;
10228 struct intel_crtc *intel_crtc;
10229 struct drm_connector *connector;
10230
10231 list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list,
10232 base.head) {
10233 if (!intel_encoder->base.crtc)
10234 continue;
10235
10236 intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
10237
10238 if (prepare_pipes & (1 << intel_crtc->pipe))
10239 intel_encoder->connectors_active = false;
10240 }
10241
10242 intel_modeset_commit_output_state(dev);
10243
10244 /* Double check state. */
10245 for_each_intel_crtc(dev, intel_crtc) {
10246 WARN_ON(intel_crtc->base.enabled != intel_crtc_in_use(&intel_crtc->base));
10247 WARN_ON(intel_crtc->new_config &&
10248 intel_crtc->new_config != &intel_crtc->config);
10249 WARN_ON(intel_crtc->base.enabled != !!intel_crtc->new_config);
10250 }
10251
10252 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
10253 if (!connector->encoder || !connector->encoder->crtc)
10254 continue;
10255
10256 intel_crtc = to_intel_crtc(connector->encoder->crtc);
10257
10258 if (prepare_pipes & (1 << intel_crtc->pipe)) {
10259 struct drm_property *dpms_property =
10260 dev->mode_config.dpms_property;
10261
10262 connector->dpms = DRM_MODE_DPMS_ON;
10263 drm_object_property_set_value(&connector->base,
10264 dpms_property,
10265 DRM_MODE_DPMS_ON);
10266
10267 intel_encoder = to_intel_encoder(connector->encoder);
10268 intel_encoder->connectors_active = true;
10269 }
10270 }
10271
10272 }
10273
10274 static bool intel_fuzzy_clock_check(int clock1, int clock2)
10275 {
10276 int diff;
10277
10278 if (clock1 == clock2)
10279 return true;
10280
10281 if (!clock1 || !clock2)
10282 return false;
10283
10284 diff = abs(clock1 - clock2);
10285
10286 if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105)
10287 return true;
10288
10289 return false;
10290 }
10291
10292 #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
10293 list_for_each_entry((intel_crtc), \
10294 &(dev)->mode_config.crtc_list, \
10295 base.head) \
10296 if (mask & (1 <<(intel_crtc)->pipe))
10297
10298 static bool
10299 intel_pipe_config_compare(struct drm_device *dev,
10300 struct intel_crtc_config *current_config,
10301 struct intel_crtc_config *pipe_config)
10302 {
10303 #define PIPE_CONF_CHECK_X(name) \
10304 if (current_config->name != pipe_config->name) { \
10305 DRM_ERROR("mismatch in " #name " " \
10306 "(expected 0x%08x, found 0x%08x)\n", \
10307 current_config->name, \
10308 pipe_config->name); \
10309 return false; \
10310 }
10311
10312 #define PIPE_CONF_CHECK_I(name) \
10313 if (current_config->name != pipe_config->name) { \
10314 DRM_ERROR("mismatch in " #name " " \
10315 "(expected %i, found %i)\n", \
10316 current_config->name, \
10317 pipe_config->name); \
10318 return false; \
10319 }
10320
10321 #define PIPE_CONF_CHECK_FLAGS(name, mask) \
10322 if ((current_config->name ^ pipe_config->name) & (mask)) { \
10323 DRM_ERROR("mismatch in " #name "(" #mask ") " \
10324 "(expected %i, found %i)\n", \
10325 current_config->name & (mask), \
10326 pipe_config->name & (mask)); \
10327 return false; \
10328 }
10329
10330 #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \
10331 if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \
10332 DRM_ERROR("mismatch in " #name " " \
10333 "(expected %i, found %i)\n", \
10334 current_config->name, \
10335 pipe_config->name); \
10336 return false; \
10337 }
10338
10339 #define PIPE_CONF_QUIRK(quirk) \
10340 ((current_config->quirks | pipe_config->quirks) & (quirk))
10341
10342 PIPE_CONF_CHECK_I(cpu_transcoder);
10343
10344 PIPE_CONF_CHECK_I(has_pch_encoder);
10345 PIPE_CONF_CHECK_I(fdi_lanes);
10346 PIPE_CONF_CHECK_I(fdi_m_n.gmch_m);
10347 PIPE_CONF_CHECK_I(fdi_m_n.gmch_n);
10348 PIPE_CONF_CHECK_I(fdi_m_n.link_m);
10349 PIPE_CONF_CHECK_I(fdi_m_n.link_n);
10350 PIPE_CONF_CHECK_I(fdi_m_n.tu);
10351
10352 PIPE_CONF_CHECK_I(has_dp_encoder);
10353 PIPE_CONF_CHECK_I(dp_m_n.gmch_m);
10354 PIPE_CONF_CHECK_I(dp_m_n.gmch_n);
10355 PIPE_CONF_CHECK_I(dp_m_n.link_m);
10356 PIPE_CONF_CHECK_I(dp_m_n.link_n);
10357 PIPE_CONF_CHECK_I(dp_m_n.tu);
10358
10359 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hdisplay);
10360 PIPE_CONF_CHECK_I(adjusted_mode.crtc_htotal);
10361 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_start);
10362 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_end);
10363 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_start);
10364 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_end);
10365
10366 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vdisplay);
10367 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vtotal);
10368 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_start);
10369 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_end);
10370 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_start);
10371 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_end);
10372
10373 PIPE_CONF_CHECK_I(pixel_multiplier);
10374 PIPE_CONF_CHECK_I(has_hdmi_sink);
10375 if ((INTEL_INFO(dev)->gen < 8 && !IS_HASWELL(dev)) ||
10376 IS_VALLEYVIEW(dev))
10377 PIPE_CONF_CHECK_I(limited_color_range);
10378
10379 PIPE_CONF_CHECK_I(has_audio);
10380
10381 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10382 DRM_MODE_FLAG_INTERLACE);
10383
10384 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) {
10385 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10386 DRM_MODE_FLAG_PHSYNC);
10387 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10388 DRM_MODE_FLAG_NHSYNC);
10389 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10390 DRM_MODE_FLAG_PVSYNC);
10391 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10392 DRM_MODE_FLAG_NVSYNC);
10393 }
10394
10395 PIPE_CONF_CHECK_I(pipe_src_w);
10396 PIPE_CONF_CHECK_I(pipe_src_h);
10397
10398 /*
10399 * FIXME: BIOS likes to set up a cloned config with lvds+external
10400 * screen. Since we don't yet re-compute the pipe config when moving
10401 * just the lvds port away to another pipe the sw tracking won't match.
10402 *
10403 * Proper atomic modesets with recomputed global state will fix this.
10404 * Until then just don't check gmch state for inherited modes.
10405 */
10406 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_INHERITED_MODE)) {
10407 PIPE_CONF_CHECK_I(gmch_pfit.control);
10408 /* pfit ratios are autocomputed by the hw on gen4+ */
10409 if (INTEL_INFO(dev)->gen < 4)
10410 PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios);
10411 PIPE_CONF_CHECK_I(gmch_pfit.lvds_border_bits);
10412 }
10413
10414 PIPE_CONF_CHECK_I(pch_pfit.enabled);
10415 if (current_config->pch_pfit.enabled) {
10416 PIPE_CONF_CHECK_I(pch_pfit.pos);
10417 PIPE_CONF_CHECK_I(pch_pfit.size);
10418 }
10419
10420 /* BDW+ don't expose a synchronous way to read the state */
10421 if (IS_HASWELL(dev))
10422 PIPE_CONF_CHECK_I(ips_enabled);
10423
10424 PIPE_CONF_CHECK_I(double_wide);
10425
10426 PIPE_CONF_CHECK_X(ddi_pll_sel);
10427
10428 PIPE_CONF_CHECK_I(shared_dpll);
10429 PIPE_CONF_CHECK_X(dpll_hw_state.dpll);
10430 PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md);
10431 PIPE_CONF_CHECK_X(dpll_hw_state.fp0);
10432 PIPE_CONF_CHECK_X(dpll_hw_state.fp1);
10433
10434 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5)
10435 PIPE_CONF_CHECK_I(pipe_bpp);
10436
10437 PIPE_CONF_CHECK_CLOCK_FUZZY(adjusted_mode.crtc_clock);
10438 PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock);
10439
10440 #undef PIPE_CONF_CHECK_X
10441 #undef PIPE_CONF_CHECK_I
10442 #undef PIPE_CONF_CHECK_FLAGS
10443 #undef PIPE_CONF_CHECK_CLOCK_FUZZY
10444 #undef PIPE_CONF_QUIRK
10445
10446 return true;
10447 }
10448
10449 static void
10450 check_connector_state(struct drm_device *dev)
10451 {
10452 struct intel_connector *connector;
10453
10454 list_for_each_entry(connector, &dev->mode_config.connector_list,
10455 base.head) {
10456 /* This also checks the encoder/connector hw state with the
10457 * ->get_hw_state callbacks. */
10458 intel_connector_check_state(connector);
10459
10460 WARN(&connector->new_encoder->base != connector->base.encoder,
10461 "connector's staged encoder doesn't match current encoder\n");
10462 }
10463 }
10464
10465 static void
10466 check_encoder_state(struct drm_device *dev)
10467 {
10468 struct intel_encoder *encoder;
10469 struct intel_connector *connector;
10470
10471 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10472 base.head) {
10473 bool enabled = false;
10474 bool active = false;
10475 enum pipe pipe, tracked_pipe;
10476
10477 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
10478 encoder->base.base.id,
10479 encoder->base.name);
10480
10481 WARN(&encoder->new_crtc->base != encoder->base.crtc,
10482 "encoder's stage crtc doesn't match current crtc\n");
10483 WARN(encoder->connectors_active && !encoder->base.crtc,
10484 "encoder's active_connectors set, but no crtc\n");
10485
10486 list_for_each_entry(connector, &dev->mode_config.connector_list,
10487 base.head) {
10488 if (connector->base.encoder != &encoder->base)
10489 continue;
10490 enabled = true;
10491 if (connector->base.dpms != DRM_MODE_DPMS_OFF)
10492 active = true;
10493 }
10494 WARN(!!encoder->base.crtc != enabled,
10495 "encoder's enabled state mismatch "
10496 "(expected %i, found %i)\n",
10497 !!encoder->base.crtc, enabled);
10498 WARN(active && !encoder->base.crtc,
10499 "active encoder with no crtc\n");
10500
10501 WARN(encoder->connectors_active != active,
10502 "encoder's computed active state doesn't match tracked active state "
10503 "(expected %i, found %i)\n", active, encoder->connectors_active);
10504
10505 active = encoder->get_hw_state(encoder, &pipe);
10506 WARN(active != encoder->connectors_active,
10507 "encoder's hw state doesn't match sw tracking "
10508 "(expected %i, found %i)\n",
10509 encoder->connectors_active, active);
10510
10511 if (!encoder->base.crtc)
10512 continue;
10513
10514 tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe;
10515 WARN(active && pipe != tracked_pipe,
10516 "active encoder's pipe doesn't match"
10517 "(expected %i, found %i)\n",
10518 tracked_pipe, pipe);
10519
10520 }
10521 }
10522
10523 static void
10524 check_crtc_state(struct drm_device *dev)
10525 {
10526 struct drm_i915_private *dev_priv = dev->dev_private;
10527 struct intel_crtc *crtc;
10528 struct intel_encoder *encoder;
10529 struct intel_crtc_config pipe_config;
10530
10531 for_each_intel_crtc(dev, crtc) {
10532 bool enabled = false;
10533 bool active = false;
10534
10535 memset(&pipe_config, 0, sizeof(pipe_config));
10536
10537 DRM_DEBUG_KMS("[CRTC:%d]\n",
10538 crtc->base.base.id);
10539
10540 WARN(crtc->active && !crtc->base.enabled,
10541 "active crtc, but not enabled in sw tracking\n");
10542
10543 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10544 base.head) {
10545 if (encoder->base.crtc != &crtc->base)
10546 continue;
10547 enabled = true;
10548 if (encoder->connectors_active)
10549 active = true;
10550 }
10551
10552 WARN(active != crtc->active,
10553 "crtc's computed active state doesn't match tracked active state "
10554 "(expected %i, found %i)\n", active, crtc->active);
10555 WARN(enabled != crtc->base.enabled,
10556 "crtc's computed enabled state doesn't match tracked enabled state "
10557 "(expected %i, found %i)\n", enabled, crtc->base.enabled);
10558
10559 active = dev_priv->display.get_pipe_config(crtc,
10560 &pipe_config);
10561
10562 /* hw state is inconsistent with the pipe A quirk */
10563 if (crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
10564 active = crtc->active;
10565
10566 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10567 base.head) {
10568 enum pipe pipe;
10569 if (encoder->base.crtc != &crtc->base)
10570 continue;
10571 if (encoder->get_hw_state(encoder, &pipe))
10572 encoder->get_config(encoder, &pipe_config);
10573 }
10574
10575 WARN(crtc->active != active,
10576 "crtc active state doesn't match with hw state "
10577 "(expected %i, found %i)\n", crtc->active, active);
10578
10579 if (active &&
10580 !intel_pipe_config_compare(dev, &crtc->config, &pipe_config)) {
10581 WARN(1, "pipe state doesn't match!\n");
10582 intel_dump_pipe_config(crtc, &pipe_config,
10583 "[hw state]");
10584 intel_dump_pipe_config(crtc, &crtc->config,
10585 "[sw state]");
10586 }
10587 }
10588 }
10589
10590 static void
10591 check_shared_dpll_state(struct drm_device *dev)
10592 {
10593 struct drm_i915_private *dev_priv = dev->dev_private;
10594 struct intel_crtc *crtc;
10595 struct intel_dpll_hw_state dpll_hw_state;
10596 int i;
10597
10598 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
10599 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
10600 int enabled_crtcs = 0, active_crtcs = 0;
10601 bool active;
10602
10603 memset(&dpll_hw_state, 0, sizeof(dpll_hw_state));
10604
10605 DRM_DEBUG_KMS("%s\n", pll->name);
10606
10607 active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state);
10608
10609 WARN(pll->active > pll->refcount,
10610 "more active pll users than references: %i vs %i\n",
10611 pll->active, pll->refcount);
10612 WARN(pll->active && !pll->on,
10613 "pll in active use but not on in sw tracking\n");
10614 WARN(pll->on && !pll->active,
10615 "pll in on but not on in use in sw tracking\n");
10616 WARN(pll->on != active,
10617 "pll on state mismatch (expected %i, found %i)\n",
10618 pll->on, active);
10619
10620 for_each_intel_crtc(dev, crtc) {
10621 if (crtc->base.enabled && intel_crtc_to_shared_dpll(crtc) == pll)
10622 enabled_crtcs++;
10623 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll)
10624 active_crtcs++;
10625 }
10626 WARN(pll->active != active_crtcs,
10627 "pll active crtcs mismatch (expected %i, found %i)\n",
10628 pll->active, active_crtcs);
10629 WARN(pll->refcount != enabled_crtcs,
10630 "pll enabled crtcs mismatch (expected %i, found %i)\n",
10631 pll->refcount, enabled_crtcs);
10632
10633 WARN(pll->on && memcmp(&pll->hw_state, &dpll_hw_state,
10634 sizeof(dpll_hw_state)),
10635 "pll hw state mismatch\n");
10636 }
10637 }
10638
10639 void
10640 intel_modeset_check_state(struct drm_device *dev)
10641 {
10642 check_connector_state(dev);
10643 check_encoder_state(dev);
10644 check_crtc_state(dev);
10645 check_shared_dpll_state(dev);
10646 }
10647
10648 void ironlake_check_encoder_dotclock(const struct intel_crtc_config *pipe_config,
10649 int dotclock)
10650 {
10651 /*
10652 * FDI already provided one idea for the dotclock.
10653 * Yell if the encoder disagrees.
10654 */
10655 WARN(!intel_fuzzy_clock_check(pipe_config->adjusted_mode.crtc_clock, dotclock),
10656 "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n",
10657 pipe_config->adjusted_mode.crtc_clock, dotclock);
10658 }
10659
10660 static void update_scanline_offset(struct intel_crtc *crtc)
10661 {
10662 struct drm_device *dev = crtc->base.dev;
10663
10664 /*
10665 * The scanline counter increments at the leading edge of hsync.
10666 *
10667 * On most platforms it starts counting from vtotal-1 on the
10668 * first active line. That means the scanline counter value is
10669 * always one less than what we would expect. Ie. just after
10670 * start of vblank, which also occurs at start of hsync (on the
10671 * last active line), the scanline counter will read vblank_start-1.
10672 *
10673 * On gen2 the scanline counter starts counting from 1 instead
10674 * of vtotal-1, so we have to subtract one (or rather add vtotal-1
10675 * to keep the value positive), instead of adding one.
10676 *
10677 * On HSW+ the behaviour of the scanline counter depends on the output
10678 * type. For DP ports it behaves like most other platforms, but on HDMI
10679 * there's an extra 1 line difference. So we need to add two instead of
10680 * one to the value.
10681 */
10682 if (IS_GEN2(dev)) {
10683 const struct drm_display_mode *mode = &crtc->config.adjusted_mode;
10684 int vtotal;
10685
10686 vtotal = mode->crtc_vtotal;
10687 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
10688 vtotal /= 2;
10689
10690 crtc->scanline_offset = vtotal - 1;
10691 } else if (HAS_DDI(dev) &&
10692 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI)) {
10693 crtc->scanline_offset = 2;
10694 } else
10695 crtc->scanline_offset = 1;
10696 }
10697
10698 static int __intel_set_mode(struct drm_crtc *crtc,
10699 struct drm_display_mode *mode,
10700 int x, int y, struct drm_framebuffer *fb)
10701 {
10702 struct drm_device *dev = crtc->dev;
10703 struct drm_i915_private *dev_priv = dev->dev_private;
10704 struct drm_display_mode *saved_mode;
10705 struct intel_crtc_config *pipe_config = NULL;
10706 struct intel_crtc *intel_crtc;
10707 unsigned disable_pipes, prepare_pipes, modeset_pipes;
10708 int ret = 0;
10709
10710 saved_mode = kmalloc(sizeof(*saved_mode), GFP_KERNEL);
10711 if (!saved_mode)
10712 return -ENOMEM;
10713
10714 intel_modeset_affected_pipes(crtc, &modeset_pipes,
10715 &prepare_pipes, &disable_pipes);
10716
10717 *saved_mode = crtc->mode;
10718
10719 /* Hack: Because we don't (yet) support global modeset on multiple
10720 * crtcs, we don't keep track of the new mode for more than one crtc.
10721 * Hence simply check whether any bit is set in modeset_pipes in all the
10722 * pieces of code that are not yet converted to deal with mutliple crtcs
10723 * changing their mode at the same time. */
10724 if (modeset_pipes) {
10725 pipe_config = intel_modeset_pipe_config(crtc, fb, mode);
10726 if (IS_ERR(pipe_config)) {
10727 ret = PTR_ERR(pipe_config);
10728 pipe_config = NULL;
10729
10730 goto out;
10731 }
10732 intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config,
10733 "[modeset]");
10734 to_intel_crtc(crtc)->new_config = pipe_config;
10735 }
10736
10737 /*
10738 * See if the config requires any additional preparation, e.g.
10739 * to adjust global state with pipes off. We need to do this
10740 * here so we can get the modeset_pipe updated config for the new
10741 * mode set on this crtc. For other crtcs we need to use the
10742 * adjusted_mode bits in the crtc directly.
10743 */
10744 if (IS_VALLEYVIEW(dev)) {
10745 valleyview_modeset_global_pipes(dev, &prepare_pipes);
10746
10747 /* may have added more to prepare_pipes than we should */
10748 prepare_pipes &= ~disable_pipes;
10749 }
10750
10751 for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc)
10752 intel_crtc_disable(&intel_crtc->base);
10753
10754 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
10755 if (intel_crtc->base.enabled)
10756 dev_priv->display.crtc_disable(&intel_crtc->base);
10757 }
10758
10759 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
10760 * to set it here already despite that we pass it down the callchain.
10761 */
10762 if (modeset_pipes) {
10763 crtc->mode = *mode;
10764 /* mode_set/enable/disable functions rely on a correct pipe
10765 * config. */
10766 to_intel_crtc(crtc)->config = *pipe_config;
10767 to_intel_crtc(crtc)->new_config = &to_intel_crtc(crtc)->config;
10768
10769 /*
10770 * Calculate and store various constants which
10771 * are later needed by vblank and swap-completion
10772 * timestamping. They are derived from true hwmode.
10773 */
10774 drm_calc_timestamping_constants(crtc,
10775 &pipe_config->adjusted_mode);
10776 }
10777
10778 /* Only after disabling all output pipelines that will be changed can we
10779 * update the the output configuration. */
10780 intel_modeset_update_state(dev, prepare_pipes);
10781
10782 if (dev_priv->display.modeset_global_resources)
10783 dev_priv->display.modeset_global_resources(dev);
10784
10785 /* Set up the DPLL and any encoders state that needs to adjust or depend
10786 * on the DPLL.
10787 */
10788 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
10789 struct drm_framebuffer *old_fb = crtc->primary->fb;
10790 struct drm_i915_gem_object *old_obj = intel_fb_obj(old_fb);
10791 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
10792
10793 mutex_lock(&dev->struct_mutex);
10794 ret = intel_pin_and_fence_fb_obj(dev,
10795 obj,
10796 NULL);
10797 if (ret != 0) {
10798 DRM_ERROR("pin & fence failed\n");
10799 mutex_unlock(&dev->struct_mutex);
10800 goto done;
10801 }
10802 if (old_fb)
10803 intel_unpin_fb_obj(old_obj);
10804 i915_gem_track_fb(old_obj, obj,
10805 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe));
10806 mutex_unlock(&dev->struct_mutex);
10807
10808 crtc->primary->fb = fb;
10809 crtc->x = x;
10810 crtc->y = y;
10811
10812 ret = dev_priv->display.crtc_mode_set(&intel_crtc->base,
10813 x, y, fb);
10814 if (ret)
10815 goto done;
10816 }
10817
10818 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
10819 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
10820 update_scanline_offset(intel_crtc);
10821
10822 dev_priv->display.crtc_enable(&intel_crtc->base);
10823 }
10824
10825 /* FIXME: add subpixel order */
10826 done:
10827 if (ret && crtc->enabled)
10828 crtc->mode = *saved_mode;
10829
10830 out:
10831 kfree(pipe_config);
10832 kfree(saved_mode);
10833 return ret;
10834 }
10835
10836 static int intel_set_mode(struct drm_crtc *crtc,
10837 struct drm_display_mode *mode,
10838 int x, int y, struct drm_framebuffer *fb)
10839 {
10840 int ret;
10841
10842 ret = __intel_set_mode(crtc, mode, x, y, fb);
10843
10844 if (ret == 0)
10845 intel_modeset_check_state(crtc->dev);
10846
10847 return ret;
10848 }
10849
10850 void intel_crtc_restore_mode(struct drm_crtc *crtc)
10851 {
10852 intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, crtc->primary->fb);
10853 }
10854
10855 #undef for_each_intel_crtc_masked
10856
10857 static void intel_set_config_free(struct intel_set_config *config)
10858 {
10859 if (!config)
10860 return;
10861
10862 kfree(config->save_connector_encoders);
10863 kfree(config->save_encoder_crtcs);
10864 kfree(config->save_crtc_enabled);
10865 kfree(config);
10866 }
10867
10868 static int intel_set_config_save_state(struct drm_device *dev,
10869 struct intel_set_config *config)
10870 {
10871 struct drm_crtc *crtc;
10872 struct drm_encoder *encoder;
10873 struct drm_connector *connector;
10874 int count;
10875
10876 config->save_crtc_enabled =
10877 kcalloc(dev->mode_config.num_crtc,
10878 sizeof(bool), GFP_KERNEL);
10879 if (!config->save_crtc_enabled)
10880 return -ENOMEM;
10881
10882 config->save_encoder_crtcs =
10883 kcalloc(dev->mode_config.num_encoder,
10884 sizeof(struct drm_crtc *), GFP_KERNEL);
10885 if (!config->save_encoder_crtcs)
10886 return -ENOMEM;
10887
10888 config->save_connector_encoders =
10889 kcalloc(dev->mode_config.num_connector,
10890 sizeof(struct drm_encoder *), GFP_KERNEL);
10891 if (!config->save_connector_encoders)
10892 return -ENOMEM;
10893
10894 /* Copy data. Note that driver private data is not affected.
10895 * Should anything bad happen only the expected state is
10896 * restored, not the drivers personal bookkeeping.
10897 */
10898 count = 0;
10899 for_each_crtc(dev, crtc) {
10900 config->save_crtc_enabled[count++] = crtc->enabled;
10901 }
10902
10903 count = 0;
10904 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
10905 config->save_encoder_crtcs[count++] = encoder->crtc;
10906 }
10907
10908 count = 0;
10909 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
10910 config->save_connector_encoders[count++] = connector->encoder;
10911 }
10912
10913 return 0;
10914 }
10915
10916 static void intel_set_config_restore_state(struct drm_device *dev,
10917 struct intel_set_config *config)
10918 {
10919 struct intel_crtc *crtc;
10920 struct intel_encoder *encoder;
10921 struct intel_connector *connector;
10922 int count;
10923
10924 count = 0;
10925 for_each_intel_crtc(dev, crtc) {
10926 crtc->new_enabled = config->save_crtc_enabled[count++];
10927
10928 if (crtc->new_enabled)
10929 crtc->new_config = &crtc->config;
10930 else
10931 crtc->new_config = NULL;
10932 }
10933
10934 count = 0;
10935 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
10936 encoder->new_crtc =
10937 to_intel_crtc(config->save_encoder_crtcs[count++]);
10938 }
10939
10940 count = 0;
10941 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
10942 connector->new_encoder =
10943 to_intel_encoder(config->save_connector_encoders[count++]);
10944 }
10945 }
10946
10947 static bool
10948 is_crtc_connector_off(struct drm_mode_set *set)
10949 {
10950 int i;
10951
10952 if (set->num_connectors == 0)
10953 return false;
10954
10955 if (WARN_ON(set->connectors == NULL))
10956 return false;
10957
10958 for (i = 0; i < set->num_connectors; i++)
10959 if (set->connectors[i]->encoder &&
10960 set->connectors[i]->encoder->crtc == set->crtc &&
10961 set->connectors[i]->dpms != DRM_MODE_DPMS_ON)
10962 return true;
10963
10964 return false;
10965 }
10966
10967 static void
10968 intel_set_config_compute_mode_changes(struct drm_mode_set *set,
10969 struct intel_set_config *config)
10970 {
10971
10972 /* We should be able to check here if the fb has the same properties
10973 * and then just flip_or_move it */
10974 if (is_crtc_connector_off(set)) {
10975 config->mode_changed = true;
10976 } else if (set->crtc->primary->fb != set->fb) {
10977 /*
10978 * If we have no fb, we can only flip as long as the crtc is
10979 * active, otherwise we need a full mode set. The crtc may
10980 * be active if we've only disabled the primary plane, or
10981 * in fastboot situations.
10982 */
10983 if (set->crtc->primary->fb == NULL) {
10984 struct intel_crtc *intel_crtc =
10985 to_intel_crtc(set->crtc);
10986
10987 if (intel_crtc->active) {
10988 DRM_DEBUG_KMS("crtc has no fb, will flip\n");
10989 config->fb_changed = true;
10990 } else {
10991 DRM_DEBUG_KMS("inactive crtc, full mode set\n");
10992 config->mode_changed = true;
10993 }
10994 } else if (set->fb == NULL) {
10995 config->mode_changed = true;
10996 } else if (set->fb->pixel_format !=
10997 set->crtc->primary->fb->pixel_format) {
10998 config->mode_changed = true;
10999 } else {
11000 config->fb_changed = true;
11001 }
11002 }
11003
11004 if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y))
11005 config->fb_changed = true;
11006
11007 if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) {
11008 DRM_DEBUG_KMS("modes are different, full mode set\n");
11009 drm_mode_debug_printmodeline(&set->crtc->mode);
11010 drm_mode_debug_printmodeline(set->mode);
11011 config->mode_changed = true;
11012 }
11013
11014 DRM_DEBUG_KMS("computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n",
11015 set->crtc->base.id, config->mode_changed, config->fb_changed);
11016 }
11017
11018 static int
11019 intel_modeset_stage_output_state(struct drm_device *dev,
11020 struct drm_mode_set *set,
11021 struct intel_set_config *config)
11022 {
11023 struct intel_connector *connector;
11024 struct intel_encoder *encoder;
11025 struct intel_crtc *crtc;
11026 int ro;
11027
11028 /* The upper layers ensure that we either disable a crtc or have a list
11029 * of connectors. For paranoia, double-check this. */
11030 WARN_ON(!set->fb && (set->num_connectors != 0));
11031 WARN_ON(set->fb && (set->num_connectors == 0));
11032
11033 list_for_each_entry(connector, &dev->mode_config.connector_list,
11034 base.head) {
11035 /* Otherwise traverse passed in connector list and get encoders
11036 * for them. */
11037 for (ro = 0; ro < set->num_connectors; ro++) {
11038 if (set->connectors[ro] == &connector->base) {
11039 connector->new_encoder = connector->encoder;
11040 break;
11041 }
11042 }
11043
11044 /* If we disable the crtc, disable all its connectors. Also, if
11045 * the connector is on the changing crtc but not on the new
11046 * connector list, disable it. */
11047 if ((!set->fb || ro == set->num_connectors) &&
11048 connector->base.encoder &&
11049 connector->base.encoder->crtc == set->crtc) {
11050 connector->new_encoder = NULL;
11051
11052 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
11053 connector->base.base.id,
11054 connector->base.name);
11055 }
11056
11057
11058 if (&connector->new_encoder->base != connector->base.encoder) {
11059 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
11060 config->mode_changed = true;
11061 }
11062 }
11063 /* connector->new_encoder is now updated for all connectors. */
11064
11065 /* Update crtc of enabled connectors. */
11066 list_for_each_entry(connector, &dev->mode_config.connector_list,
11067 base.head) {
11068 struct drm_crtc *new_crtc;
11069
11070 if (!connector->new_encoder)
11071 continue;
11072
11073 new_crtc = connector->new_encoder->base.crtc;
11074
11075 for (ro = 0; ro < set->num_connectors; ro++) {
11076 if (set->connectors[ro] == &connector->base)
11077 new_crtc = set->crtc;
11078 }
11079
11080 /* Make sure the new CRTC will work with the encoder */
11081 if (!drm_encoder_crtc_ok(&connector->new_encoder->base,
11082 new_crtc)) {
11083 return -EINVAL;
11084 }
11085 connector->encoder->new_crtc = to_intel_crtc(new_crtc);
11086
11087 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
11088 connector->base.base.id,
11089 connector->base.name,
11090 new_crtc->base.id);
11091 }
11092
11093 /* Check for any encoders that needs to be disabled. */
11094 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
11095 base.head) {
11096 int num_connectors = 0;
11097 list_for_each_entry(connector,
11098 &dev->mode_config.connector_list,
11099 base.head) {
11100 if (connector->new_encoder == encoder) {
11101 WARN_ON(!connector->new_encoder->new_crtc);
11102 num_connectors++;
11103 }
11104 }
11105
11106 if (num_connectors == 0)
11107 encoder->new_crtc = NULL;
11108 else if (num_connectors > 1)
11109 return -EINVAL;
11110
11111 /* Only now check for crtc changes so we don't miss encoders
11112 * that will be disabled. */
11113 if (&encoder->new_crtc->base != encoder->base.crtc) {
11114 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
11115 config->mode_changed = true;
11116 }
11117 }
11118 /* Now we've also updated encoder->new_crtc for all encoders. */
11119
11120 for_each_intel_crtc(dev, crtc) {
11121 crtc->new_enabled = false;
11122
11123 list_for_each_entry(encoder,
11124 &dev->mode_config.encoder_list,
11125 base.head) {
11126 if (encoder->new_crtc == crtc) {
11127 crtc->new_enabled = true;
11128 break;
11129 }
11130 }
11131
11132 if (crtc->new_enabled != crtc->base.enabled) {
11133 DRM_DEBUG_KMS("crtc %sabled, full mode switch\n",
11134 crtc->new_enabled ? "en" : "dis");
11135 config->mode_changed = true;
11136 }
11137
11138 if (crtc->new_enabled)
11139 crtc->new_config = &crtc->config;
11140 else
11141 crtc->new_config = NULL;
11142 }
11143
11144 return 0;
11145 }
11146
11147 static void disable_crtc_nofb(struct intel_crtc *crtc)
11148 {
11149 struct drm_device *dev = crtc->base.dev;
11150 struct intel_encoder *encoder;
11151 struct intel_connector *connector;
11152
11153 DRM_DEBUG_KMS("Trying to restore without FB -> disabling pipe %c\n",
11154 pipe_name(crtc->pipe));
11155
11156 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
11157 if (connector->new_encoder &&
11158 connector->new_encoder->new_crtc == crtc)
11159 connector->new_encoder = NULL;
11160 }
11161
11162 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
11163 if (encoder->new_crtc == crtc)
11164 encoder->new_crtc = NULL;
11165 }
11166
11167 crtc->new_enabled = false;
11168 crtc->new_config = NULL;
11169 }
11170
11171 static int intel_crtc_set_config(struct drm_mode_set *set)
11172 {
11173 struct drm_device *dev;
11174 struct drm_mode_set save_set;
11175 struct intel_set_config *config;
11176 int ret;
11177
11178 BUG_ON(!set);
11179 BUG_ON(!set->crtc);
11180 BUG_ON(!set->crtc->helper_private);
11181
11182 /* Enforce sane interface api - has been abused by the fb helper. */
11183 BUG_ON(!set->mode && set->fb);
11184 BUG_ON(set->fb && set->num_connectors == 0);
11185
11186 if (set->fb) {
11187 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
11188 set->crtc->base.id, set->fb->base.id,
11189 (int)set->num_connectors, set->x, set->y);
11190 } else {
11191 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id);
11192 }
11193
11194 dev = set->crtc->dev;
11195
11196 ret = -ENOMEM;
11197 config = kzalloc(sizeof(*config), GFP_KERNEL);
11198 if (!config)
11199 goto out_config;
11200
11201 ret = intel_set_config_save_state(dev, config);
11202 if (ret)
11203 goto out_config;
11204
11205 save_set.crtc = set->crtc;
11206 save_set.mode = &set->crtc->mode;
11207 save_set.x = set->crtc->x;
11208 save_set.y = set->crtc->y;
11209 save_set.fb = set->crtc->primary->fb;
11210
11211 /* Compute whether we need a full modeset, only an fb base update or no
11212 * change at all. In the future we might also check whether only the
11213 * mode changed, e.g. for LVDS where we only change the panel fitter in
11214 * such cases. */
11215 intel_set_config_compute_mode_changes(set, config);
11216
11217 ret = intel_modeset_stage_output_state(dev, set, config);
11218 if (ret)
11219 goto fail;
11220
11221 if (config->mode_changed) {
11222 ret = intel_set_mode(set->crtc, set->mode,
11223 set->x, set->y, set->fb);
11224 } else if (config->fb_changed) {
11225 struct drm_i915_private *dev_priv = dev->dev_private;
11226 struct intel_crtc *intel_crtc = to_intel_crtc(set->crtc);
11227
11228 intel_crtc_wait_for_pending_flips(set->crtc);
11229
11230 ret = intel_pipe_set_base(set->crtc,
11231 set->x, set->y, set->fb);
11232
11233 /*
11234 * We need to make sure the primary plane is re-enabled if it
11235 * has previously been turned off.
11236 */
11237 if (!intel_crtc->primary_enabled && ret == 0) {
11238 WARN_ON(!intel_crtc->active);
11239 intel_enable_primary_hw_plane(dev_priv, intel_crtc->plane,
11240 intel_crtc->pipe);
11241 }
11242
11243 /*
11244 * In the fastboot case this may be our only check of the
11245 * state after boot. It would be better to only do it on
11246 * the first update, but we don't have a nice way of doing that
11247 * (and really, set_config isn't used much for high freq page
11248 * flipping, so increasing its cost here shouldn't be a big
11249 * deal).
11250 */
11251 if (i915.fastboot && ret == 0)
11252 intel_modeset_check_state(set->crtc->dev);
11253 }
11254
11255 if (ret) {
11256 DRM_DEBUG_KMS("failed to set mode on [CRTC:%d], err = %d\n",
11257 set->crtc->base.id, ret);
11258 fail:
11259 intel_set_config_restore_state(dev, config);
11260
11261 /*
11262 * HACK: if the pipe was on, but we didn't have a framebuffer,
11263 * force the pipe off to avoid oopsing in the modeset code
11264 * due to fb==NULL. This should only happen during boot since
11265 * we don't yet reconstruct the FB from the hardware state.
11266 */
11267 if (to_intel_crtc(save_set.crtc)->new_enabled && !save_set.fb)
11268 disable_crtc_nofb(to_intel_crtc(save_set.crtc));
11269
11270 /* Try to restore the config */
11271 if (config->mode_changed &&
11272 intel_set_mode(save_set.crtc, save_set.mode,
11273 save_set.x, save_set.y, save_set.fb))
11274 DRM_ERROR("failed to restore config after modeset failure\n");
11275 }
11276
11277 out_config:
11278 intel_set_config_free(config);
11279 return ret;
11280 }
11281
11282 static const struct drm_crtc_funcs intel_crtc_funcs = {
11283 .gamma_set = intel_crtc_gamma_set,
11284 .set_config = intel_crtc_set_config,
11285 .destroy = intel_crtc_destroy,
11286 .page_flip = intel_crtc_page_flip,
11287 };
11288
11289 static void intel_cpu_pll_init(struct drm_device *dev)
11290 {
11291 if (HAS_DDI(dev))
11292 intel_ddi_pll_init(dev);
11293 }
11294
11295 static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv,
11296 struct intel_shared_dpll *pll,
11297 struct intel_dpll_hw_state *hw_state)
11298 {
11299 uint32_t val;
11300
11301 val = I915_READ(PCH_DPLL(pll->id));
11302 hw_state->dpll = val;
11303 hw_state->fp0 = I915_READ(PCH_FP0(pll->id));
11304 hw_state->fp1 = I915_READ(PCH_FP1(pll->id));
11305
11306 return val & DPLL_VCO_ENABLE;
11307 }
11308
11309 static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv,
11310 struct intel_shared_dpll *pll)
11311 {
11312 I915_WRITE(PCH_FP0(pll->id), pll->hw_state.fp0);
11313 I915_WRITE(PCH_FP1(pll->id), pll->hw_state.fp1);
11314 }
11315
11316 static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv,
11317 struct intel_shared_dpll *pll)
11318 {
11319 /* PCH refclock must be enabled first */
11320 ibx_assert_pch_refclk_enabled(dev_priv);
11321
11322 I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll);
11323
11324 /* Wait for the clocks to stabilize. */
11325 POSTING_READ(PCH_DPLL(pll->id));
11326 udelay(150);
11327
11328 /* The pixel multiplier can only be updated once the
11329 * DPLL is enabled and the clocks are stable.
11330 *
11331 * So write it again.
11332 */
11333 I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll);
11334 POSTING_READ(PCH_DPLL(pll->id));
11335 udelay(200);
11336 }
11337
11338 static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv,
11339 struct intel_shared_dpll *pll)
11340 {
11341 struct drm_device *dev = dev_priv->dev;
11342 struct intel_crtc *crtc;
11343
11344 /* Make sure no transcoder isn't still depending on us. */
11345 for_each_intel_crtc(dev, crtc) {
11346 if (intel_crtc_to_shared_dpll(crtc) == pll)
11347 assert_pch_transcoder_disabled(dev_priv, crtc->pipe);
11348 }
11349
11350 I915_WRITE(PCH_DPLL(pll->id), 0);
11351 POSTING_READ(PCH_DPLL(pll->id));
11352 udelay(200);
11353 }
11354
11355 static char *ibx_pch_dpll_names[] = {
11356 "PCH DPLL A",
11357 "PCH DPLL B",
11358 };
11359
11360 static void ibx_pch_dpll_init(struct drm_device *dev)
11361 {
11362 struct drm_i915_private *dev_priv = dev->dev_private;
11363 int i;
11364
11365 dev_priv->num_shared_dpll = 2;
11366
11367 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
11368 dev_priv->shared_dplls[i].id = i;
11369 dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i];
11370 dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set;
11371 dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable;
11372 dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable;
11373 dev_priv->shared_dplls[i].get_hw_state =
11374 ibx_pch_dpll_get_hw_state;
11375 }
11376 }
11377
11378 static void intel_shared_dpll_init(struct drm_device *dev)
11379 {
11380 struct drm_i915_private *dev_priv = dev->dev_private;
11381
11382 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
11383 ibx_pch_dpll_init(dev);
11384 else
11385 dev_priv->num_shared_dpll = 0;
11386
11387 BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS);
11388 }
11389
11390 static int
11391 intel_primary_plane_disable(struct drm_plane *plane)
11392 {
11393 struct drm_device *dev = plane->dev;
11394 struct drm_i915_private *dev_priv = dev->dev_private;
11395 struct intel_plane *intel_plane = to_intel_plane(plane);
11396 struct intel_crtc *intel_crtc;
11397
11398 if (!plane->fb)
11399 return 0;
11400
11401 BUG_ON(!plane->crtc);
11402
11403 intel_crtc = to_intel_crtc(plane->crtc);
11404
11405 /*
11406 * Even though we checked plane->fb above, it's still possible that
11407 * the primary plane has been implicitly disabled because the crtc
11408 * coordinates given weren't visible, or because we detected
11409 * that it was 100% covered by a sprite plane. Or, the CRTC may be
11410 * off and we've set a fb, but haven't actually turned on the CRTC yet.
11411 * In either case, we need to unpin the FB and let the fb pointer get
11412 * updated, but otherwise we don't need to touch the hardware.
11413 */
11414 if (!intel_crtc->primary_enabled)
11415 goto disable_unpin;
11416
11417 intel_crtc_wait_for_pending_flips(plane->crtc);
11418 intel_disable_primary_hw_plane(dev_priv, intel_plane->plane,
11419 intel_plane->pipe);
11420 disable_unpin:
11421 mutex_lock(&dev->struct_mutex);
11422 i915_gem_track_fb(intel_fb_obj(plane->fb), NULL,
11423 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe));
11424 intel_unpin_fb_obj(intel_fb_obj(plane->fb));
11425 mutex_unlock(&dev->struct_mutex);
11426 plane->fb = NULL;
11427
11428 return 0;
11429 }
11430
11431 static int
11432 intel_primary_plane_setplane(struct drm_plane *plane, struct drm_crtc *crtc,
11433 struct drm_framebuffer *fb, int crtc_x, int crtc_y,
11434 unsigned int crtc_w, unsigned int crtc_h,
11435 uint32_t src_x, uint32_t src_y,
11436 uint32_t src_w, uint32_t src_h)
11437 {
11438 struct drm_device *dev = crtc->dev;
11439 struct drm_i915_private *dev_priv = dev->dev_private;
11440 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
11441 struct intel_plane *intel_plane = to_intel_plane(plane);
11442 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
11443 struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->fb);
11444 struct drm_rect dest = {
11445 /* integer pixels */
11446 .x1 = crtc_x,
11447 .y1 = crtc_y,
11448 .x2 = crtc_x + crtc_w,
11449 .y2 = crtc_y + crtc_h,
11450 };
11451 struct drm_rect src = {
11452 /* 16.16 fixed point */
11453 .x1 = src_x,
11454 .y1 = src_y,
11455 .x2 = src_x + src_w,
11456 .y2 = src_y + src_h,
11457 };
11458 const struct drm_rect clip = {
11459 /* integer pixels */
11460 .x2 = intel_crtc->active ? intel_crtc->config.pipe_src_w : 0,
11461 .y2 = intel_crtc->active ? intel_crtc->config.pipe_src_h : 0,
11462 };
11463 bool visible;
11464 int ret;
11465
11466 ret = drm_plane_helper_check_update(plane, crtc, fb,
11467 &src, &dest, &clip,
11468 DRM_PLANE_HELPER_NO_SCALING,
11469 DRM_PLANE_HELPER_NO_SCALING,
11470 false, true, &visible);
11471
11472 if (ret)
11473 return ret;
11474
11475 /*
11476 * If the CRTC isn't enabled, we're just pinning the framebuffer,
11477 * updating the fb pointer, and returning without touching the
11478 * hardware. This allows us to later do a drmModeSetCrtc with fb=-1 to
11479 * turn on the display with all planes setup as desired.
11480 */
11481 if (!crtc->enabled) {
11482 mutex_lock(&dev->struct_mutex);
11483
11484 /*
11485 * If we already called setplane while the crtc was disabled,
11486 * we may have an fb pinned; unpin it.
11487 */
11488 if (plane->fb)
11489 intel_unpin_fb_obj(old_obj);
11490
11491 i915_gem_track_fb(old_obj, obj,
11492 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe));
11493
11494 /* Pin and return without programming hardware */
11495 ret = intel_pin_and_fence_fb_obj(dev, obj, NULL);
11496 mutex_unlock(&dev->struct_mutex);
11497
11498 return ret;
11499 }
11500
11501 intel_crtc_wait_for_pending_flips(crtc);
11502
11503 /*
11504 * If clipping results in a non-visible primary plane, we'll disable
11505 * the primary plane. Note that this is a bit different than what
11506 * happens if userspace explicitly disables the plane by passing fb=0
11507 * because plane->fb still gets set and pinned.
11508 */
11509 if (!visible) {
11510 mutex_lock(&dev->struct_mutex);
11511
11512 /*
11513 * Try to pin the new fb first so that we can bail out if we
11514 * fail.
11515 */
11516 if (plane->fb != fb) {
11517 ret = intel_pin_and_fence_fb_obj(dev, obj, NULL);
11518 if (ret) {
11519 mutex_unlock(&dev->struct_mutex);
11520 return ret;
11521 }
11522 }
11523
11524 i915_gem_track_fb(old_obj, obj,
11525 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe));
11526
11527 if (intel_crtc->primary_enabled)
11528 intel_disable_primary_hw_plane(dev_priv,
11529 intel_plane->plane,
11530 intel_plane->pipe);
11531
11532
11533 if (plane->fb != fb)
11534 if (plane->fb)
11535 intel_unpin_fb_obj(old_obj);
11536
11537 mutex_unlock(&dev->struct_mutex);
11538
11539 return 0;
11540 }
11541
11542 ret = intel_pipe_set_base(crtc, src.x1, src.y1, fb);
11543 if (ret)
11544 return ret;
11545
11546 if (!intel_crtc->primary_enabled)
11547 intel_enable_primary_hw_plane(dev_priv, intel_crtc->plane,
11548 intel_crtc->pipe);
11549
11550 return 0;
11551 }
11552
11553 /* Common destruction function for both primary and cursor planes */
11554 static void intel_plane_destroy(struct drm_plane *plane)
11555 {
11556 struct intel_plane *intel_plane = to_intel_plane(plane);
11557 drm_plane_cleanup(plane);
11558 kfree(intel_plane);
11559 }
11560
11561 static const struct drm_plane_funcs intel_primary_plane_funcs = {
11562 .update_plane = intel_primary_plane_setplane,
11563 .disable_plane = intel_primary_plane_disable,
11564 .destroy = intel_plane_destroy,
11565 };
11566
11567 static struct drm_plane *intel_primary_plane_create(struct drm_device *dev,
11568 int pipe)
11569 {
11570 struct intel_plane *primary;
11571 const uint32_t *intel_primary_formats;
11572 int num_formats;
11573
11574 primary = kzalloc(sizeof(*primary), GFP_KERNEL);
11575 if (primary == NULL)
11576 return NULL;
11577
11578 primary->can_scale = false;
11579 primary->max_downscale = 1;
11580 primary->pipe = pipe;
11581 primary->plane = pipe;
11582 if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4)
11583 primary->plane = !pipe;
11584
11585 if (INTEL_INFO(dev)->gen <= 3) {
11586 intel_primary_formats = intel_primary_formats_gen2;
11587 num_formats = ARRAY_SIZE(intel_primary_formats_gen2);
11588 } else {
11589 intel_primary_formats = intel_primary_formats_gen4;
11590 num_formats = ARRAY_SIZE(intel_primary_formats_gen4);
11591 }
11592
11593 drm_universal_plane_init(dev, &primary->base, 0,
11594 &intel_primary_plane_funcs,
11595 intel_primary_formats, num_formats,
11596 DRM_PLANE_TYPE_PRIMARY);
11597 return &primary->base;
11598 }
11599
11600 static int
11601 intel_cursor_plane_disable(struct drm_plane *plane)
11602 {
11603 if (!plane->fb)
11604 return 0;
11605
11606 BUG_ON(!plane->crtc);
11607
11608 return intel_crtc_cursor_set_obj(plane->crtc, NULL, 0, 0);
11609 }
11610
11611 static int
11612 intel_cursor_plane_update(struct drm_plane *plane, struct drm_crtc *crtc,
11613 struct drm_framebuffer *fb, int crtc_x, int crtc_y,
11614 unsigned int crtc_w, unsigned int crtc_h,
11615 uint32_t src_x, uint32_t src_y,
11616 uint32_t src_w, uint32_t src_h)
11617 {
11618 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
11619 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
11620 struct drm_i915_gem_object *obj = intel_fb->obj;
11621 struct drm_rect dest = {
11622 /* integer pixels */
11623 .x1 = crtc_x,
11624 .y1 = crtc_y,
11625 .x2 = crtc_x + crtc_w,
11626 .y2 = crtc_y + crtc_h,
11627 };
11628 struct drm_rect src = {
11629 /* 16.16 fixed point */
11630 .x1 = src_x,
11631 .y1 = src_y,
11632 .x2 = src_x + src_w,
11633 .y2 = src_y + src_h,
11634 };
11635 const struct drm_rect clip = {
11636 /* integer pixels */
11637 .x2 = intel_crtc->config.pipe_src_w,
11638 .y2 = intel_crtc->config.pipe_src_h,
11639 };
11640 bool visible;
11641 int ret;
11642
11643 ret = drm_plane_helper_check_update(plane, crtc, fb,
11644 &src, &dest, &clip,
11645 DRM_PLANE_HELPER_NO_SCALING,
11646 DRM_PLANE_HELPER_NO_SCALING,
11647 true, true, &visible);
11648 if (ret)
11649 return ret;
11650
11651 crtc->cursor_x = crtc_x;
11652 crtc->cursor_y = crtc_y;
11653 if (fb != crtc->cursor->fb) {
11654 return intel_crtc_cursor_set_obj(crtc, obj, crtc_w, crtc_h);
11655 } else {
11656 intel_crtc_update_cursor(crtc, visible);
11657 return 0;
11658 }
11659 }
11660 static const struct drm_plane_funcs intel_cursor_plane_funcs = {
11661 .update_plane = intel_cursor_plane_update,
11662 .disable_plane = intel_cursor_plane_disable,
11663 .destroy = intel_plane_destroy,
11664 };
11665
11666 static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev,
11667 int pipe)
11668 {
11669 struct intel_plane *cursor;
11670
11671 cursor = kzalloc(sizeof(*cursor), GFP_KERNEL);
11672 if (cursor == NULL)
11673 return NULL;
11674
11675 cursor->can_scale = false;
11676 cursor->max_downscale = 1;
11677 cursor->pipe = pipe;
11678 cursor->plane = pipe;
11679
11680 drm_universal_plane_init(dev, &cursor->base, 0,
11681 &intel_cursor_plane_funcs,
11682 intel_cursor_formats,
11683 ARRAY_SIZE(intel_cursor_formats),
11684 DRM_PLANE_TYPE_CURSOR);
11685 return &cursor->base;
11686 }
11687
11688 static void intel_crtc_init(struct drm_device *dev, int pipe)
11689 {
11690 struct drm_i915_private *dev_priv = dev->dev_private;
11691 struct intel_crtc *intel_crtc;
11692 struct drm_plane *primary = NULL;
11693 struct drm_plane *cursor = NULL;
11694 int i, ret;
11695
11696 intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL);
11697 if (intel_crtc == NULL)
11698 return;
11699
11700 primary = intel_primary_plane_create(dev, pipe);
11701 if (!primary)
11702 goto fail;
11703
11704 cursor = intel_cursor_plane_create(dev, pipe);
11705 if (!cursor)
11706 goto fail;
11707
11708 ret = drm_crtc_init_with_planes(dev, &intel_crtc->base, primary,
11709 cursor, &intel_crtc_funcs);
11710 if (ret)
11711 goto fail;
11712
11713 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
11714 for (i = 0; i < 256; i++) {
11715 intel_crtc->lut_r[i] = i;
11716 intel_crtc->lut_g[i] = i;
11717 intel_crtc->lut_b[i] = i;
11718 }
11719
11720 /*
11721 * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port
11722 * is hooked to pipe B. Hence we want plane A feeding pipe B.
11723 */
11724 intel_crtc->pipe = pipe;
11725 intel_crtc->plane = pipe;
11726 if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) {
11727 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
11728 intel_crtc->plane = !pipe;
11729 }
11730
11731 intel_crtc->cursor_base = ~0;
11732 intel_crtc->cursor_cntl = ~0;
11733
11734 init_waitqueue_head(&intel_crtc->vbl_wait);
11735
11736 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
11737 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
11738 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
11739 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
11740
11741 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
11742
11743 WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe);
11744 return;
11745
11746 fail:
11747 if (primary)
11748 drm_plane_cleanup(primary);
11749 if (cursor)
11750 drm_plane_cleanup(cursor);
11751 kfree(intel_crtc);
11752 }
11753
11754 enum pipe intel_get_pipe_from_connector(struct intel_connector *connector)
11755 {
11756 struct drm_encoder *encoder = connector->base.encoder;
11757 struct drm_device *dev = connector->base.dev;
11758
11759 WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex));
11760
11761 if (!encoder)
11762 return INVALID_PIPE;
11763
11764 return to_intel_crtc(encoder->crtc)->pipe;
11765 }
11766
11767 int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
11768 struct drm_file *file)
11769 {
11770 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
11771 struct drm_mode_object *drmmode_obj;
11772 struct intel_crtc *crtc;
11773
11774 if (!drm_core_check_feature(dev, DRIVER_MODESET))
11775 return -ENODEV;
11776
11777 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
11778 DRM_MODE_OBJECT_CRTC);
11779
11780 if (!drmmode_obj) {
11781 DRM_ERROR("no such CRTC id\n");
11782 return -ENOENT;
11783 }
11784
11785 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
11786 pipe_from_crtc_id->pipe = crtc->pipe;
11787
11788 return 0;
11789 }
11790
11791 static int intel_encoder_clones(struct intel_encoder *encoder)
11792 {
11793 struct drm_device *dev = encoder->base.dev;
11794 struct intel_encoder *source_encoder;
11795 int index_mask = 0;
11796 int entry = 0;
11797
11798 list_for_each_entry(source_encoder,
11799 &dev->mode_config.encoder_list, base.head) {
11800 if (encoders_cloneable(encoder, source_encoder))
11801 index_mask |= (1 << entry);
11802
11803 entry++;
11804 }
11805
11806 return index_mask;
11807 }
11808
11809 static bool has_edp_a(struct drm_device *dev)
11810 {
11811 struct drm_i915_private *dev_priv = dev->dev_private;
11812
11813 if (!IS_MOBILE(dev))
11814 return false;
11815
11816 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
11817 return false;
11818
11819 if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE))
11820 return false;
11821
11822 return true;
11823 }
11824
11825 const char *intel_output_name(int output)
11826 {
11827 static const char *names[] = {
11828 [INTEL_OUTPUT_UNUSED] = "Unused",
11829 [INTEL_OUTPUT_ANALOG] = "Analog",
11830 [INTEL_OUTPUT_DVO] = "DVO",
11831 [INTEL_OUTPUT_SDVO] = "SDVO",
11832 [INTEL_OUTPUT_LVDS] = "LVDS",
11833 [INTEL_OUTPUT_TVOUT] = "TV",
11834 [INTEL_OUTPUT_HDMI] = "HDMI",
11835 [INTEL_OUTPUT_DISPLAYPORT] = "DisplayPort",
11836 [INTEL_OUTPUT_EDP] = "eDP",
11837 [INTEL_OUTPUT_DSI] = "DSI",
11838 [INTEL_OUTPUT_UNKNOWN] = "Unknown",
11839 };
11840
11841 if (output < 0 || output >= ARRAY_SIZE(names) || !names[output])
11842 return "Invalid";
11843
11844 return names[output];
11845 }
11846
11847 static bool intel_crt_present(struct drm_device *dev)
11848 {
11849 struct drm_i915_private *dev_priv = dev->dev_private;
11850
11851 if (IS_ULT(dev))
11852 return false;
11853
11854 if (IS_CHERRYVIEW(dev))
11855 return false;
11856
11857 if (IS_VALLEYVIEW(dev) && !dev_priv->vbt.int_crt_support)
11858 return false;
11859
11860 return true;
11861 }
11862
11863 static void intel_setup_outputs(struct drm_device *dev)
11864 {
11865 struct drm_i915_private *dev_priv = dev->dev_private;
11866 struct intel_encoder *encoder;
11867 bool dpd_is_edp = false;
11868
11869 intel_lvds_init(dev);
11870
11871 if (intel_crt_present(dev))
11872 intel_crt_init(dev);
11873
11874 if (HAS_DDI(dev)) {
11875 int found;
11876
11877 /* Haswell uses DDI functions to detect digital outputs */
11878 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
11879 /* DDI A only supports eDP */
11880 if (found)
11881 intel_ddi_init(dev, PORT_A);
11882
11883 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
11884 * register */
11885 found = I915_READ(SFUSE_STRAP);
11886
11887 if (found & SFUSE_STRAP_DDIB_DETECTED)
11888 intel_ddi_init(dev, PORT_B);
11889 if (found & SFUSE_STRAP_DDIC_DETECTED)
11890 intel_ddi_init(dev, PORT_C);
11891 if (found & SFUSE_STRAP_DDID_DETECTED)
11892 intel_ddi_init(dev, PORT_D);
11893 } else if (HAS_PCH_SPLIT(dev)) {
11894 int found;
11895 dpd_is_edp = intel_dp_is_edp(dev, PORT_D);
11896
11897 if (has_edp_a(dev))
11898 intel_dp_init(dev, DP_A, PORT_A);
11899
11900 if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) {
11901 /* PCH SDVOB multiplex with HDMIB */
11902 found = intel_sdvo_init(dev, PCH_SDVOB, true);
11903 if (!found)
11904 intel_hdmi_init(dev, PCH_HDMIB, PORT_B);
11905 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
11906 intel_dp_init(dev, PCH_DP_B, PORT_B);
11907 }
11908
11909 if (I915_READ(PCH_HDMIC) & SDVO_DETECTED)
11910 intel_hdmi_init(dev, PCH_HDMIC, PORT_C);
11911
11912 if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED)
11913 intel_hdmi_init(dev, PCH_HDMID, PORT_D);
11914
11915 if (I915_READ(PCH_DP_C) & DP_DETECTED)
11916 intel_dp_init(dev, PCH_DP_C, PORT_C);
11917
11918 if (I915_READ(PCH_DP_D) & DP_DETECTED)
11919 intel_dp_init(dev, PCH_DP_D, PORT_D);
11920 } else if (IS_VALLEYVIEW(dev)) {
11921 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIB) & SDVO_DETECTED) {
11922 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIB,
11923 PORT_B);
11924 if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED)
11925 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B);
11926 }
11927
11928 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIC) & SDVO_DETECTED) {
11929 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIC,
11930 PORT_C);
11931 if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED)
11932 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C, PORT_C);
11933 }
11934
11935 if (IS_CHERRYVIEW(dev)) {
11936 if (I915_READ(VLV_DISPLAY_BASE + CHV_HDMID) & SDVO_DETECTED) {
11937 intel_hdmi_init(dev, VLV_DISPLAY_BASE + CHV_HDMID,
11938 PORT_D);
11939 if (I915_READ(VLV_DISPLAY_BASE + DP_D) & DP_DETECTED)
11940 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_D, PORT_D);
11941 }
11942 }
11943
11944 intel_dsi_init(dev);
11945 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
11946 bool found = false;
11947
11948 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
11949 DRM_DEBUG_KMS("probing SDVOB\n");
11950 found = intel_sdvo_init(dev, GEN3_SDVOB, true);
11951 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
11952 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
11953 intel_hdmi_init(dev, GEN4_HDMIB, PORT_B);
11954 }
11955
11956 if (!found && SUPPORTS_INTEGRATED_DP(dev))
11957 intel_dp_init(dev, DP_B, PORT_B);
11958 }
11959
11960 /* Before G4X SDVOC doesn't have its own detect register */
11961
11962 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
11963 DRM_DEBUG_KMS("probing SDVOC\n");
11964 found = intel_sdvo_init(dev, GEN3_SDVOC, false);
11965 }
11966
11967 if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) {
11968
11969 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
11970 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
11971 intel_hdmi_init(dev, GEN4_HDMIC, PORT_C);
11972 }
11973 if (SUPPORTS_INTEGRATED_DP(dev))
11974 intel_dp_init(dev, DP_C, PORT_C);
11975 }
11976
11977 if (SUPPORTS_INTEGRATED_DP(dev) &&
11978 (I915_READ(DP_D) & DP_DETECTED))
11979 intel_dp_init(dev, DP_D, PORT_D);
11980 } else if (IS_GEN2(dev))
11981 intel_dvo_init(dev);
11982
11983 if (SUPPORTS_TV(dev))
11984 intel_tv_init(dev);
11985
11986 intel_edp_psr_init(dev);
11987
11988 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
11989 encoder->base.possible_crtcs = encoder->crtc_mask;
11990 encoder->base.possible_clones =
11991 intel_encoder_clones(encoder);
11992 }
11993
11994 intel_init_pch_refclk(dev);
11995
11996 drm_helper_move_panel_connectors_to_head(dev);
11997 }
11998
11999 static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
12000 {
12001 struct drm_device *dev = fb->dev;
12002 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
12003
12004 drm_framebuffer_cleanup(fb);
12005 mutex_lock(&dev->struct_mutex);
12006 WARN_ON(!intel_fb->obj->framebuffer_references--);
12007 drm_gem_object_unreference(&intel_fb->obj->base);
12008 mutex_unlock(&dev->struct_mutex);
12009 kfree(intel_fb);
12010 }
12011
12012 static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
12013 struct drm_file *file,
12014 unsigned int *handle)
12015 {
12016 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
12017 struct drm_i915_gem_object *obj = intel_fb->obj;
12018
12019 return drm_gem_handle_create(file, &obj->base, handle);
12020 }
12021
12022 static const struct drm_framebuffer_funcs intel_fb_funcs = {
12023 .destroy = intel_user_framebuffer_destroy,
12024 .create_handle = intel_user_framebuffer_create_handle,
12025 };
12026
12027 static int intel_framebuffer_init(struct drm_device *dev,
12028 struct intel_framebuffer *intel_fb,
12029 struct drm_mode_fb_cmd2 *mode_cmd,
12030 struct drm_i915_gem_object *obj)
12031 {
12032 int aligned_height;
12033 int pitch_limit;
12034 int ret;
12035
12036 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
12037
12038 if (obj->tiling_mode == I915_TILING_Y) {
12039 DRM_DEBUG("hardware does not support tiling Y\n");
12040 return -EINVAL;
12041 }
12042
12043 if (mode_cmd->pitches[0] & 63) {
12044 DRM_DEBUG("pitch (%d) must be at least 64 byte aligned\n",
12045 mode_cmd->pitches[0]);
12046 return -EINVAL;
12047 }
12048
12049 if (INTEL_INFO(dev)->gen >= 5 && !IS_VALLEYVIEW(dev)) {
12050 pitch_limit = 32*1024;
12051 } else if (INTEL_INFO(dev)->gen >= 4) {
12052 if (obj->tiling_mode)
12053 pitch_limit = 16*1024;
12054 else
12055 pitch_limit = 32*1024;
12056 } else if (INTEL_INFO(dev)->gen >= 3) {
12057 if (obj->tiling_mode)
12058 pitch_limit = 8*1024;
12059 else
12060 pitch_limit = 16*1024;
12061 } else
12062 /* XXX DSPC is limited to 4k tiled */
12063 pitch_limit = 8*1024;
12064
12065 if (mode_cmd->pitches[0] > pitch_limit) {
12066 DRM_DEBUG("%s pitch (%d) must be at less than %d\n",
12067 obj->tiling_mode ? "tiled" : "linear",
12068 mode_cmd->pitches[0], pitch_limit);
12069 return -EINVAL;
12070 }
12071
12072 if (obj->tiling_mode != I915_TILING_NONE &&
12073 mode_cmd->pitches[0] != obj->stride) {
12074 DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n",
12075 mode_cmd->pitches[0], obj->stride);
12076 return -EINVAL;
12077 }
12078
12079 /* Reject formats not supported by any plane early. */
12080 switch (mode_cmd->pixel_format) {
12081 case DRM_FORMAT_C8:
12082 case DRM_FORMAT_RGB565:
12083 case DRM_FORMAT_XRGB8888:
12084 case DRM_FORMAT_ARGB8888:
12085 break;
12086 case DRM_FORMAT_XRGB1555:
12087 case DRM_FORMAT_ARGB1555:
12088 if (INTEL_INFO(dev)->gen > 3) {
12089 DRM_DEBUG("unsupported pixel format: %s\n",
12090 drm_get_format_name(mode_cmd->pixel_format));
12091 return -EINVAL;
12092 }
12093 break;
12094 case DRM_FORMAT_XBGR8888:
12095 case DRM_FORMAT_ABGR8888:
12096 case DRM_FORMAT_XRGB2101010:
12097 case DRM_FORMAT_ARGB2101010:
12098 case DRM_FORMAT_XBGR2101010:
12099 case DRM_FORMAT_ABGR2101010:
12100 if (INTEL_INFO(dev)->gen < 4) {
12101 DRM_DEBUG("unsupported pixel format: %s\n",
12102 drm_get_format_name(mode_cmd->pixel_format));
12103 return -EINVAL;
12104 }
12105 break;
12106 case DRM_FORMAT_YUYV:
12107 case DRM_FORMAT_UYVY:
12108 case DRM_FORMAT_YVYU:
12109 case DRM_FORMAT_VYUY:
12110 if (INTEL_INFO(dev)->gen < 5) {
12111 DRM_DEBUG("unsupported pixel format: %s\n",
12112 drm_get_format_name(mode_cmd->pixel_format));
12113 return -EINVAL;
12114 }
12115 break;
12116 default:
12117 DRM_DEBUG("unsupported pixel format: %s\n",
12118 drm_get_format_name(mode_cmd->pixel_format));
12119 return -EINVAL;
12120 }
12121
12122 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
12123 if (mode_cmd->offsets[0] != 0)
12124 return -EINVAL;
12125
12126 aligned_height = intel_align_height(dev, mode_cmd->height,
12127 obj->tiling_mode);
12128 /* FIXME drm helper for size checks (especially planar formats)? */
12129 if (obj->base.size < aligned_height * mode_cmd->pitches[0])
12130 return -EINVAL;
12131
12132 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
12133 intel_fb->obj = obj;
12134 intel_fb->obj->framebuffer_references++;
12135
12136 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
12137 if (ret) {
12138 DRM_ERROR("framebuffer init failed %d\n", ret);
12139 return ret;
12140 }
12141
12142 return 0;
12143 }
12144
12145 static struct drm_framebuffer *
12146 intel_user_framebuffer_create(struct drm_device *dev,
12147 struct drm_file *filp,
12148 struct drm_mode_fb_cmd2 *mode_cmd)
12149 {
12150 struct drm_i915_gem_object *obj;
12151
12152 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
12153 mode_cmd->handles[0]));
12154 if (&obj->base == NULL)
12155 return ERR_PTR(-ENOENT);
12156
12157 return intel_framebuffer_create(dev, mode_cmd, obj);
12158 }
12159
12160 #ifndef CONFIG_DRM_I915_FBDEV
12161 static inline void intel_fbdev_output_poll_changed(struct drm_device *dev)
12162 {
12163 }
12164 #endif
12165
12166 static const struct drm_mode_config_funcs intel_mode_funcs = {
12167 .fb_create = intel_user_framebuffer_create,
12168 .output_poll_changed = intel_fbdev_output_poll_changed,
12169 };
12170
12171 /* Set up chip specific display functions */
12172 static void intel_init_display(struct drm_device *dev)
12173 {
12174 struct drm_i915_private *dev_priv = dev->dev_private;
12175
12176 if (HAS_PCH_SPLIT(dev) || IS_G4X(dev))
12177 dev_priv->display.find_dpll = g4x_find_best_dpll;
12178 else if (IS_CHERRYVIEW(dev))
12179 dev_priv->display.find_dpll = chv_find_best_dpll;
12180 else if (IS_VALLEYVIEW(dev))
12181 dev_priv->display.find_dpll = vlv_find_best_dpll;
12182 else if (IS_PINEVIEW(dev))
12183 dev_priv->display.find_dpll = pnv_find_best_dpll;
12184 else
12185 dev_priv->display.find_dpll = i9xx_find_best_dpll;
12186
12187 if (HAS_DDI(dev)) {
12188 dev_priv->display.get_pipe_config = haswell_get_pipe_config;
12189 dev_priv->display.get_plane_config = ironlake_get_plane_config;
12190 dev_priv->display.crtc_mode_set = haswell_crtc_mode_set;
12191 dev_priv->display.crtc_enable = haswell_crtc_enable;
12192 dev_priv->display.crtc_disable = haswell_crtc_disable;
12193 dev_priv->display.off = haswell_crtc_off;
12194 dev_priv->display.update_primary_plane =
12195 ironlake_update_primary_plane;
12196 } else if (HAS_PCH_SPLIT(dev)) {
12197 dev_priv->display.get_pipe_config = ironlake_get_pipe_config;
12198 dev_priv->display.get_plane_config = ironlake_get_plane_config;
12199 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
12200 dev_priv->display.crtc_enable = ironlake_crtc_enable;
12201 dev_priv->display.crtc_disable = ironlake_crtc_disable;
12202 dev_priv->display.off = ironlake_crtc_off;
12203 dev_priv->display.update_primary_plane =
12204 ironlake_update_primary_plane;
12205 } else if (IS_VALLEYVIEW(dev)) {
12206 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
12207 dev_priv->display.get_plane_config = i9xx_get_plane_config;
12208 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
12209 dev_priv->display.crtc_enable = valleyview_crtc_enable;
12210 dev_priv->display.crtc_disable = i9xx_crtc_disable;
12211 dev_priv->display.off = i9xx_crtc_off;
12212 dev_priv->display.update_primary_plane =
12213 i9xx_update_primary_plane;
12214 } else {
12215 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
12216 dev_priv->display.get_plane_config = i9xx_get_plane_config;
12217 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
12218 dev_priv->display.crtc_enable = i9xx_crtc_enable;
12219 dev_priv->display.crtc_disable = i9xx_crtc_disable;
12220 dev_priv->display.off = i9xx_crtc_off;
12221 dev_priv->display.update_primary_plane =
12222 i9xx_update_primary_plane;
12223 }
12224
12225 /* Returns the core display clock speed */
12226 if (IS_VALLEYVIEW(dev))
12227 dev_priv->display.get_display_clock_speed =
12228 valleyview_get_display_clock_speed;
12229 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
12230 dev_priv->display.get_display_clock_speed =
12231 i945_get_display_clock_speed;
12232 else if (IS_I915G(dev))
12233 dev_priv->display.get_display_clock_speed =
12234 i915_get_display_clock_speed;
12235 else if (IS_I945GM(dev) || IS_845G(dev))
12236 dev_priv->display.get_display_clock_speed =
12237 i9xx_misc_get_display_clock_speed;
12238 else if (IS_PINEVIEW(dev))
12239 dev_priv->display.get_display_clock_speed =
12240 pnv_get_display_clock_speed;
12241 else if (IS_I915GM(dev))
12242 dev_priv->display.get_display_clock_speed =
12243 i915gm_get_display_clock_speed;
12244 else if (IS_I865G(dev))
12245 dev_priv->display.get_display_clock_speed =
12246 i865_get_display_clock_speed;
12247 else if (IS_I85X(dev))
12248 dev_priv->display.get_display_clock_speed =
12249 i855_get_display_clock_speed;
12250 else /* 852, 830 */
12251 dev_priv->display.get_display_clock_speed =
12252 i830_get_display_clock_speed;
12253
12254 if (HAS_PCH_SPLIT(dev)) {
12255 if (IS_GEN5(dev)) {
12256 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
12257 dev_priv->display.write_eld = ironlake_write_eld;
12258 } else if (IS_GEN6(dev)) {
12259 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
12260 dev_priv->display.write_eld = ironlake_write_eld;
12261 dev_priv->display.modeset_global_resources =
12262 snb_modeset_global_resources;
12263 } else if (IS_IVYBRIDGE(dev)) {
12264 /* FIXME: detect B0+ stepping and use auto training */
12265 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
12266 dev_priv->display.write_eld = ironlake_write_eld;
12267 dev_priv->display.modeset_global_resources =
12268 ivb_modeset_global_resources;
12269 } else if (IS_HASWELL(dev) || IS_GEN8(dev)) {
12270 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
12271 dev_priv->display.write_eld = haswell_write_eld;
12272 dev_priv->display.modeset_global_resources =
12273 haswell_modeset_global_resources;
12274 }
12275 } else if (IS_G4X(dev)) {
12276 dev_priv->display.write_eld = g4x_write_eld;
12277 } else if (IS_VALLEYVIEW(dev)) {
12278 dev_priv->display.modeset_global_resources =
12279 valleyview_modeset_global_resources;
12280 dev_priv->display.write_eld = ironlake_write_eld;
12281 }
12282
12283 /* Default just returns -ENODEV to indicate unsupported */
12284 dev_priv->display.queue_flip = intel_default_queue_flip;
12285
12286 switch (INTEL_INFO(dev)->gen) {
12287 case 2:
12288 dev_priv->display.queue_flip = intel_gen2_queue_flip;
12289 break;
12290
12291 case 3:
12292 dev_priv->display.queue_flip = intel_gen3_queue_flip;
12293 break;
12294
12295 case 4:
12296 case 5:
12297 dev_priv->display.queue_flip = intel_gen4_queue_flip;
12298 break;
12299
12300 case 6:
12301 dev_priv->display.queue_flip = intel_gen6_queue_flip;
12302 break;
12303 case 7:
12304 case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */
12305 dev_priv->display.queue_flip = intel_gen7_queue_flip;
12306 break;
12307 }
12308
12309 intel_panel_init_backlight_funcs(dev);
12310 }
12311
12312 /*
12313 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
12314 * resume, or other times. This quirk makes sure that's the case for
12315 * affected systems.
12316 */
12317 static void quirk_pipea_force(struct drm_device *dev)
12318 {
12319 struct drm_i915_private *dev_priv = dev->dev_private;
12320
12321 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
12322 DRM_INFO("applying pipe a force quirk\n");
12323 }
12324
12325 /*
12326 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
12327 */
12328 static void quirk_ssc_force_disable(struct drm_device *dev)
12329 {
12330 struct drm_i915_private *dev_priv = dev->dev_private;
12331 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
12332 DRM_INFO("applying lvds SSC disable quirk\n");
12333 }
12334
12335 /*
12336 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
12337 * brightness value
12338 */
12339 static void quirk_invert_brightness(struct drm_device *dev)
12340 {
12341 struct drm_i915_private *dev_priv = dev->dev_private;
12342 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
12343 DRM_INFO("applying inverted panel brightness quirk\n");
12344 }
12345
12346 struct intel_quirk {
12347 int device;
12348 int subsystem_vendor;
12349 int subsystem_device;
12350 void (*hook)(struct drm_device *dev);
12351 };
12352
12353 /* For systems that don't have a meaningful PCI subdevice/subvendor ID */
12354 struct intel_dmi_quirk {
12355 void (*hook)(struct drm_device *dev);
12356 const struct dmi_system_id (*dmi_id_list)[];
12357 };
12358
12359 static int intel_dmi_reverse_brightness(const struct dmi_system_id *id)
12360 {
12361 DRM_INFO("Backlight polarity reversed on %s\n", id->ident);
12362 return 1;
12363 }
12364
12365 static const struct intel_dmi_quirk intel_dmi_quirks[] = {
12366 {
12367 .dmi_id_list = &(const struct dmi_system_id[]) {
12368 {
12369 .callback = intel_dmi_reverse_brightness,
12370 .ident = "NCR Corporation",
12371 .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"),
12372 DMI_MATCH(DMI_PRODUCT_NAME, ""),
12373 },
12374 },
12375 { } /* terminating entry */
12376 },
12377 .hook = quirk_invert_brightness,
12378 },
12379 };
12380
12381 static struct intel_quirk intel_quirks[] = {
12382 /* HP Mini needs pipe A force quirk (LP: #322104) */
12383 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
12384
12385 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
12386 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
12387
12388 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
12389 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
12390
12391 /* Lenovo U160 cannot use SSC on LVDS */
12392 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
12393
12394 /* Sony Vaio Y cannot use SSC on LVDS */
12395 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
12396
12397 /* Acer Aspire 5734Z must invert backlight brightness */
12398 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
12399
12400 /* Acer/eMachines G725 */
12401 { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness },
12402
12403 /* Acer/eMachines e725 */
12404 { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness },
12405
12406 /* Acer/Packard Bell NCL20 */
12407 { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness },
12408
12409 /* Acer Aspire 4736Z */
12410 { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness },
12411
12412 /* Acer Aspire 5336 */
12413 { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness },
12414 };
12415
12416 static void intel_init_quirks(struct drm_device *dev)
12417 {
12418 struct pci_dev *d = dev->pdev;
12419 int i;
12420
12421 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
12422 struct intel_quirk *q = &intel_quirks[i];
12423
12424 if (d->device == q->device &&
12425 (d->subsystem_vendor == q->subsystem_vendor ||
12426 q->subsystem_vendor == PCI_ANY_ID) &&
12427 (d->subsystem_device == q->subsystem_device ||
12428 q->subsystem_device == PCI_ANY_ID))
12429 q->hook(dev);
12430 }
12431 for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) {
12432 if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0)
12433 intel_dmi_quirks[i].hook(dev);
12434 }
12435 }
12436
12437 /* Disable the VGA plane that we never use */
12438 static void i915_disable_vga(struct drm_device *dev)
12439 {
12440 struct drm_i915_private *dev_priv = dev->dev_private;
12441 u8 sr1;
12442 u32 vga_reg = i915_vgacntrl_reg(dev);
12443
12444 /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */
12445 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
12446 outb(SR01, VGA_SR_INDEX);
12447 sr1 = inb(VGA_SR_DATA);
12448 outb(sr1 | 1<<5, VGA_SR_DATA);
12449 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
12450 udelay(300);
12451
12452 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
12453 POSTING_READ(vga_reg);
12454 }
12455
12456 void intel_modeset_init_hw(struct drm_device *dev)
12457 {
12458 intel_prepare_ddi(dev);
12459
12460 if (IS_VALLEYVIEW(dev))
12461 vlv_update_cdclk(dev);
12462
12463 intel_init_clock_gating(dev);
12464
12465 intel_reset_dpio(dev);
12466
12467 intel_enable_gt_powersave(dev);
12468 }
12469
12470 void intel_modeset_suspend_hw(struct drm_device *dev)
12471 {
12472 intel_suspend_hw(dev);
12473 }
12474
12475 void intel_modeset_init(struct drm_device *dev)
12476 {
12477 struct drm_i915_private *dev_priv = dev->dev_private;
12478 int sprite, ret;
12479 enum pipe pipe;
12480 struct intel_crtc *crtc;
12481
12482 drm_mode_config_init(dev);
12483
12484 dev->mode_config.min_width = 0;
12485 dev->mode_config.min_height = 0;
12486
12487 dev->mode_config.preferred_depth = 24;
12488 dev->mode_config.prefer_shadow = 1;
12489
12490 dev->mode_config.funcs = &intel_mode_funcs;
12491
12492 intel_init_quirks(dev);
12493
12494 intel_init_pm(dev);
12495
12496 if (INTEL_INFO(dev)->num_pipes == 0)
12497 return;
12498
12499 intel_init_display(dev);
12500
12501 if (IS_GEN2(dev)) {
12502 dev->mode_config.max_width = 2048;
12503 dev->mode_config.max_height = 2048;
12504 } else if (IS_GEN3(dev)) {
12505 dev->mode_config.max_width = 4096;
12506 dev->mode_config.max_height = 4096;
12507 } else {
12508 dev->mode_config.max_width = 8192;
12509 dev->mode_config.max_height = 8192;
12510 }
12511
12512 if (IS_GEN2(dev)) {
12513 dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH;
12514 dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT;
12515 } else {
12516 dev->mode_config.cursor_width = MAX_CURSOR_WIDTH;
12517 dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT;
12518 }
12519
12520 dev->mode_config.fb_base = dev_priv->gtt.mappable_base;
12521
12522 DRM_DEBUG_KMS("%d display pipe%s available.\n",
12523 INTEL_INFO(dev)->num_pipes,
12524 INTEL_INFO(dev)->num_pipes > 1 ? "s" : "");
12525
12526 for_each_pipe(pipe) {
12527 intel_crtc_init(dev, pipe);
12528 for_each_sprite(pipe, sprite) {
12529 ret = intel_plane_init(dev, pipe, sprite);
12530 if (ret)
12531 DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n",
12532 pipe_name(pipe), sprite_name(pipe, sprite), ret);
12533 }
12534 }
12535
12536 intel_init_dpio(dev);
12537 intel_reset_dpio(dev);
12538
12539 intel_cpu_pll_init(dev);
12540 intel_shared_dpll_init(dev);
12541
12542 /* Just disable it once at startup */
12543 i915_disable_vga(dev);
12544 intel_setup_outputs(dev);
12545
12546 /* Just in case the BIOS is doing something questionable. */
12547 intel_disable_fbc(dev);
12548
12549 drm_modeset_lock_all(dev);
12550 intel_modeset_setup_hw_state(dev, false);
12551 drm_modeset_unlock_all(dev);
12552
12553 for_each_intel_crtc(dev, crtc) {
12554 if (!crtc->active)
12555 continue;
12556
12557 /*
12558 * Note that reserving the BIOS fb up front prevents us
12559 * from stuffing other stolen allocations like the ring
12560 * on top. This prevents some ugliness at boot time, and
12561 * can even allow for smooth boot transitions if the BIOS
12562 * fb is large enough for the active pipe configuration.
12563 */
12564 if (dev_priv->display.get_plane_config) {
12565 dev_priv->display.get_plane_config(crtc,
12566 &crtc->plane_config);
12567 /*
12568 * If the fb is shared between multiple heads, we'll
12569 * just get the first one.
12570 */
12571 intel_find_plane_obj(crtc, &crtc->plane_config);
12572 }
12573 }
12574 }
12575
12576 static void intel_enable_pipe_a(struct drm_device *dev)
12577 {
12578 struct intel_connector *connector;
12579 struct drm_connector *crt = NULL;
12580 struct intel_load_detect_pipe load_detect_temp;
12581 struct drm_modeset_acquire_ctx ctx;
12582
12583 /* We can't just switch on the pipe A, we need to set things up with a
12584 * proper mode and output configuration. As a gross hack, enable pipe A
12585 * by enabling the load detect pipe once. */
12586 list_for_each_entry(connector,
12587 &dev->mode_config.connector_list,
12588 base.head) {
12589 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
12590 crt = &connector->base;
12591 break;
12592 }
12593 }
12594
12595 if (!crt)
12596 return;
12597
12598 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp, &ctx))
12599 intel_release_load_detect_pipe(crt, &load_detect_temp, &ctx);
12600
12601
12602 }
12603
12604 static bool
12605 intel_check_plane_mapping(struct intel_crtc *crtc)
12606 {
12607 struct drm_device *dev = crtc->base.dev;
12608 struct drm_i915_private *dev_priv = dev->dev_private;
12609 u32 reg, val;
12610
12611 if (INTEL_INFO(dev)->num_pipes == 1)
12612 return true;
12613
12614 reg = DSPCNTR(!crtc->plane);
12615 val = I915_READ(reg);
12616
12617 if ((val & DISPLAY_PLANE_ENABLE) &&
12618 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
12619 return false;
12620
12621 return true;
12622 }
12623
12624 static void intel_sanitize_crtc(struct intel_crtc *crtc)
12625 {
12626 struct drm_device *dev = crtc->base.dev;
12627 struct drm_i915_private *dev_priv = dev->dev_private;
12628 u32 reg;
12629
12630 /* Clear any frame start delays used for debugging left by the BIOS */
12631 reg = PIPECONF(crtc->config.cpu_transcoder);
12632 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
12633
12634 /* restore vblank interrupts to correct state */
12635 if (crtc->active)
12636 drm_vblank_on(dev, crtc->pipe);
12637 else
12638 drm_vblank_off(dev, crtc->pipe);
12639
12640 /* We need to sanitize the plane -> pipe mapping first because this will
12641 * disable the crtc (and hence change the state) if it is wrong. Note
12642 * that gen4+ has a fixed plane -> pipe mapping. */
12643 if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) {
12644 struct intel_connector *connector;
12645 bool plane;
12646
12647 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
12648 crtc->base.base.id);
12649
12650 /* Pipe has the wrong plane attached and the plane is active.
12651 * Temporarily change the plane mapping and disable everything
12652 * ... */
12653 plane = crtc->plane;
12654 crtc->plane = !plane;
12655 dev_priv->display.crtc_disable(&crtc->base);
12656 crtc->plane = plane;
12657
12658 /* ... and break all links. */
12659 list_for_each_entry(connector, &dev->mode_config.connector_list,
12660 base.head) {
12661 if (connector->encoder->base.crtc != &crtc->base)
12662 continue;
12663
12664 connector->base.dpms = DRM_MODE_DPMS_OFF;
12665 connector->base.encoder = NULL;
12666 }
12667 /* multiple connectors may have the same encoder:
12668 * handle them and break crtc link separately */
12669 list_for_each_entry(connector, &dev->mode_config.connector_list,
12670 base.head)
12671 if (connector->encoder->base.crtc == &crtc->base) {
12672 connector->encoder->base.crtc = NULL;
12673 connector->encoder->connectors_active = false;
12674 }
12675
12676 WARN_ON(crtc->active);
12677 crtc->base.enabled = false;
12678 }
12679
12680 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
12681 crtc->pipe == PIPE_A && !crtc->active) {
12682 /* BIOS forgot to enable pipe A, this mostly happens after
12683 * resume. Force-enable the pipe to fix this, the update_dpms
12684 * call below we restore the pipe to the right state, but leave
12685 * the required bits on. */
12686 intel_enable_pipe_a(dev);
12687 }
12688
12689 /* Adjust the state of the output pipe according to whether we
12690 * have active connectors/encoders. */
12691 intel_crtc_update_dpms(&crtc->base);
12692
12693 if (crtc->active != crtc->base.enabled) {
12694 struct intel_encoder *encoder;
12695
12696 /* This can happen either due to bugs in the get_hw_state
12697 * functions or because the pipe is force-enabled due to the
12698 * pipe A quirk. */
12699 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
12700 crtc->base.base.id,
12701 crtc->base.enabled ? "enabled" : "disabled",
12702 crtc->active ? "enabled" : "disabled");
12703
12704 crtc->base.enabled = crtc->active;
12705
12706 /* Because we only establish the connector -> encoder ->
12707 * crtc links if something is active, this means the
12708 * crtc is now deactivated. Break the links. connector
12709 * -> encoder links are only establish when things are
12710 * actually up, hence no need to break them. */
12711 WARN_ON(crtc->active);
12712
12713 for_each_encoder_on_crtc(dev, &crtc->base, encoder) {
12714 WARN_ON(encoder->connectors_active);
12715 encoder->base.crtc = NULL;
12716 }
12717 }
12718
12719 if (crtc->active || IS_VALLEYVIEW(dev) || INTEL_INFO(dev)->gen < 5) {
12720 /*
12721 * We start out with underrun reporting disabled to avoid races.
12722 * For correct bookkeeping mark this on active crtcs.
12723 *
12724 * Also on gmch platforms we dont have any hardware bits to
12725 * disable the underrun reporting. Which means we need to start
12726 * out with underrun reporting disabled also on inactive pipes,
12727 * since otherwise we'll complain about the garbage we read when
12728 * e.g. coming up after runtime pm.
12729 *
12730 * No protection against concurrent access is required - at
12731 * worst a fifo underrun happens which also sets this to false.
12732 */
12733 crtc->cpu_fifo_underrun_disabled = true;
12734 crtc->pch_fifo_underrun_disabled = true;
12735
12736 update_scanline_offset(crtc);
12737 }
12738 }
12739
12740 static void intel_sanitize_encoder(struct intel_encoder *encoder)
12741 {
12742 struct intel_connector *connector;
12743 struct drm_device *dev = encoder->base.dev;
12744
12745 /* We need to check both for a crtc link (meaning that the
12746 * encoder is active and trying to read from a pipe) and the
12747 * pipe itself being active. */
12748 bool has_active_crtc = encoder->base.crtc &&
12749 to_intel_crtc(encoder->base.crtc)->active;
12750
12751 if (encoder->connectors_active && !has_active_crtc) {
12752 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
12753 encoder->base.base.id,
12754 encoder->base.name);
12755
12756 /* Connector is active, but has no active pipe. This is
12757 * fallout from our resume register restoring. Disable
12758 * the encoder manually again. */
12759 if (encoder->base.crtc) {
12760 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
12761 encoder->base.base.id,
12762 encoder->base.name);
12763 encoder->disable(encoder);
12764 }
12765 encoder->base.crtc = NULL;
12766 encoder->connectors_active = false;
12767
12768 /* Inconsistent output/port/pipe state happens presumably due to
12769 * a bug in one of the get_hw_state functions. Or someplace else
12770 * in our code, like the register restore mess on resume. Clamp
12771 * things to off as a safer default. */
12772 list_for_each_entry(connector,
12773 &dev->mode_config.connector_list,
12774 base.head) {
12775 if (connector->encoder != encoder)
12776 continue;
12777 connector->base.dpms = DRM_MODE_DPMS_OFF;
12778 connector->base.encoder = NULL;
12779 }
12780 }
12781 /* Enabled encoders without active connectors will be fixed in
12782 * the crtc fixup. */
12783 }
12784
12785 void i915_redisable_vga_power_on(struct drm_device *dev)
12786 {
12787 struct drm_i915_private *dev_priv = dev->dev_private;
12788 u32 vga_reg = i915_vgacntrl_reg(dev);
12789
12790 if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) {
12791 DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
12792 i915_disable_vga(dev);
12793 }
12794 }
12795
12796 void i915_redisable_vga(struct drm_device *dev)
12797 {
12798 struct drm_i915_private *dev_priv = dev->dev_private;
12799
12800 /* This function can be called both from intel_modeset_setup_hw_state or
12801 * at a very early point in our resume sequence, where the power well
12802 * structures are not yet restored. Since this function is at a very
12803 * paranoid "someone might have enabled VGA while we were not looking"
12804 * level, just check if the power well is enabled instead of trying to
12805 * follow the "don't touch the power well if we don't need it" policy
12806 * the rest of the driver uses. */
12807 if (!intel_display_power_enabled(dev_priv, POWER_DOMAIN_VGA))
12808 return;
12809
12810 i915_redisable_vga_power_on(dev);
12811 }
12812
12813 static bool primary_get_hw_state(struct intel_crtc *crtc)
12814 {
12815 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
12816
12817 if (!crtc->active)
12818 return false;
12819
12820 return I915_READ(DSPCNTR(crtc->plane)) & DISPLAY_PLANE_ENABLE;
12821 }
12822
12823 static void intel_modeset_readout_hw_state(struct drm_device *dev)
12824 {
12825 struct drm_i915_private *dev_priv = dev->dev_private;
12826 enum pipe pipe;
12827 struct intel_crtc *crtc;
12828 struct intel_encoder *encoder;
12829 struct intel_connector *connector;
12830 int i;
12831
12832 for_each_intel_crtc(dev, crtc) {
12833 memset(&crtc->config, 0, sizeof(crtc->config));
12834
12835 crtc->config.quirks |= PIPE_CONFIG_QUIRK_INHERITED_MODE;
12836
12837 crtc->active = dev_priv->display.get_pipe_config(crtc,
12838 &crtc->config);
12839
12840 crtc->base.enabled = crtc->active;
12841 crtc->primary_enabled = primary_get_hw_state(crtc);
12842
12843 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
12844 crtc->base.base.id,
12845 crtc->active ? "enabled" : "disabled");
12846 }
12847
12848 /* FIXME: Smash this into the new shared dpll infrastructure. */
12849 if (HAS_DDI(dev))
12850 intel_ddi_setup_hw_pll_state(dev);
12851
12852 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
12853 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
12854
12855 pll->on = pll->get_hw_state(dev_priv, pll, &pll->hw_state);
12856 pll->active = 0;
12857 for_each_intel_crtc(dev, crtc) {
12858 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll)
12859 pll->active++;
12860 }
12861 pll->refcount = pll->active;
12862
12863 DRM_DEBUG_KMS("%s hw state readout: refcount %i, on %i\n",
12864 pll->name, pll->refcount, pll->on);
12865 }
12866
12867 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
12868 base.head) {
12869 pipe = 0;
12870
12871 if (encoder->get_hw_state(encoder, &pipe)) {
12872 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
12873 encoder->base.crtc = &crtc->base;
12874 encoder->get_config(encoder, &crtc->config);
12875 } else {
12876 encoder->base.crtc = NULL;
12877 }
12878
12879 encoder->connectors_active = false;
12880 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n",
12881 encoder->base.base.id,
12882 encoder->base.name,
12883 encoder->base.crtc ? "enabled" : "disabled",
12884 pipe_name(pipe));
12885 }
12886
12887 list_for_each_entry(connector, &dev->mode_config.connector_list,
12888 base.head) {
12889 if (connector->get_hw_state(connector)) {
12890 connector->base.dpms = DRM_MODE_DPMS_ON;
12891 connector->encoder->connectors_active = true;
12892 connector->base.encoder = &connector->encoder->base;
12893 } else {
12894 connector->base.dpms = DRM_MODE_DPMS_OFF;
12895 connector->base.encoder = NULL;
12896 }
12897 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
12898 connector->base.base.id,
12899 connector->base.name,
12900 connector->base.encoder ? "enabled" : "disabled");
12901 }
12902 }
12903
12904 /* Scan out the current hw modeset state, sanitizes it and maps it into the drm
12905 * and i915 state tracking structures. */
12906 void intel_modeset_setup_hw_state(struct drm_device *dev,
12907 bool force_restore)
12908 {
12909 struct drm_i915_private *dev_priv = dev->dev_private;
12910 enum pipe pipe;
12911 struct intel_crtc *crtc;
12912 struct intel_encoder *encoder;
12913 int i;
12914
12915 intel_modeset_readout_hw_state(dev);
12916
12917 /*
12918 * Now that we have the config, copy it to each CRTC struct
12919 * Note that this could go away if we move to using crtc_config
12920 * checking everywhere.
12921 */
12922 for_each_intel_crtc(dev, crtc) {
12923 if (crtc->active && i915.fastboot) {
12924 intel_mode_from_pipe_config(&crtc->base.mode, &crtc->config);
12925 DRM_DEBUG_KMS("[CRTC:%d] found active mode: ",
12926 crtc->base.base.id);
12927 drm_mode_debug_printmodeline(&crtc->base.mode);
12928 }
12929 }
12930
12931 /* HW state is read out, now we need to sanitize this mess. */
12932 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
12933 base.head) {
12934 intel_sanitize_encoder(encoder);
12935 }
12936
12937 for_each_pipe(pipe) {
12938 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
12939 intel_sanitize_crtc(crtc);
12940 intel_dump_pipe_config(crtc, &crtc->config, "[setup_hw_state]");
12941 }
12942
12943 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
12944 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
12945
12946 if (!pll->on || pll->active)
12947 continue;
12948
12949 DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name);
12950
12951 pll->disable(dev_priv, pll);
12952 pll->on = false;
12953 }
12954
12955 if (HAS_PCH_SPLIT(dev))
12956 ilk_wm_get_hw_state(dev);
12957
12958 if (force_restore) {
12959 i915_redisable_vga(dev);
12960
12961 /*
12962 * We need to use raw interfaces for restoring state to avoid
12963 * checking (bogus) intermediate states.
12964 */
12965 for_each_pipe(pipe) {
12966 struct drm_crtc *crtc =
12967 dev_priv->pipe_to_crtc_mapping[pipe];
12968
12969 __intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y,
12970 crtc->primary->fb);
12971 }
12972 } else {
12973 intel_modeset_update_staged_output_state(dev);
12974 }
12975
12976 intel_modeset_check_state(dev);
12977 }
12978
12979 void intel_modeset_gem_init(struct drm_device *dev)
12980 {
12981 struct drm_crtc *c;
12982 struct drm_i915_gem_object *obj;
12983
12984 mutex_lock(&dev->struct_mutex);
12985 intel_init_gt_powersave(dev);
12986 mutex_unlock(&dev->struct_mutex);
12987
12988 intel_modeset_init_hw(dev);
12989
12990 intel_setup_overlay(dev);
12991
12992 /*
12993 * Make sure any fbs we allocated at startup are properly
12994 * pinned & fenced. When we do the allocation it's too early
12995 * for this.
12996 */
12997 mutex_lock(&dev->struct_mutex);
12998 for_each_crtc(dev, c) {
12999 obj = intel_fb_obj(c->primary->fb);
13000 if (obj == NULL)
13001 continue;
13002
13003 if (intel_pin_and_fence_fb_obj(dev, obj, NULL)) {
13004 DRM_ERROR("failed to pin boot fb on pipe %d\n",
13005 to_intel_crtc(c)->pipe);
13006 drm_framebuffer_unreference(c->primary->fb);
13007 c->primary->fb = NULL;
13008 }
13009 }
13010 mutex_unlock(&dev->struct_mutex);
13011 }
13012
13013 void intel_connector_unregister(struct intel_connector *intel_connector)
13014 {
13015 struct drm_connector *connector = &intel_connector->base;
13016
13017 intel_panel_destroy_backlight(connector);
13018 drm_sysfs_connector_remove(connector);
13019 }
13020
13021 void intel_modeset_cleanup(struct drm_device *dev)
13022 {
13023 struct drm_i915_private *dev_priv = dev->dev_private;
13024 struct drm_connector *connector;
13025
13026 /*
13027 * Interrupts and polling as the first thing to avoid creating havoc.
13028 * Too much stuff here (turning of rps, connectors, ...) would
13029 * experience fancy races otherwise.
13030 */
13031 drm_irq_uninstall(dev);
13032 cancel_work_sync(&dev_priv->hotplug_work);
13033 /*
13034 * Due to the hpd irq storm handling the hotplug work can re-arm the
13035 * poll handlers. Hence disable polling after hpd handling is shut down.
13036 */
13037 drm_kms_helper_poll_fini(dev);
13038
13039 mutex_lock(&dev->struct_mutex);
13040
13041 intel_unregister_dsm_handler();
13042
13043 intel_disable_fbc(dev);
13044
13045 intel_disable_gt_powersave(dev);
13046
13047 ironlake_teardown_rc6(dev);
13048
13049 mutex_unlock(&dev->struct_mutex);
13050
13051 /* flush any delayed tasks or pending work */
13052 flush_scheduled_work();
13053
13054 /* destroy the backlight and sysfs files before encoders/connectors */
13055 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
13056 struct intel_connector *intel_connector;
13057
13058 intel_connector = to_intel_connector(connector);
13059 intel_connector->unregister(intel_connector);
13060 }
13061
13062 drm_mode_config_cleanup(dev);
13063
13064 intel_cleanup_overlay(dev);
13065
13066 mutex_lock(&dev->struct_mutex);
13067 intel_cleanup_gt_powersave(dev);
13068 mutex_unlock(&dev->struct_mutex);
13069 }
13070
13071 /*
13072 * Return which encoder is currently attached for connector.
13073 */
13074 struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
13075 {
13076 return &intel_attached_encoder(connector)->base;
13077 }
13078
13079 void intel_connector_attach_encoder(struct intel_connector *connector,
13080 struct intel_encoder *encoder)
13081 {
13082 connector->encoder = encoder;
13083 drm_mode_connector_attach_encoder(&connector->base,
13084 &encoder->base);
13085 }
13086
13087 /*
13088 * set vga decode state - true == enable VGA decode
13089 */
13090 int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
13091 {
13092 struct drm_i915_private *dev_priv = dev->dev_private;
13093 unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL;
13094 u16 gmch_ctrl;
13095
13096 if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) {
13097 DRM_ERROR("failed to read control word\n");
13098 return -EIO;
13099 }
13100
13101 if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state)
13102 return 0;
13103
13104 if (state)
13105 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
13106 else
13107 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
13108
13109 if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) {
13110 DRM_ERROR("failed to write control word\n");
13111 return -EIO;
13112 }
13113
13114 return 0;
13115 }
13116
13117 struct intel_display_error_state {
13118
13119 u32 power_well_driver;
13120
13121 int num_transcoders;
13122
13123 struct intel_cursor_error_state {
13124 u32 control;
13125 u32 position;
13126 u32 base;
13127 u32 size;
13128 } cursor[I915_MAX_PIPES];
13129
13130 struct intel_pipe_error_state {
13131 bool power_domain_on;
13132 u32 source;
13133 u32 stat;
13134 } pipe[I915_MAX_PIPES];
13135
13136 struct intel_plane_error_state {
13137 u32 control;
13138 u32 stride;
13139 u32 size;
13140 u32 pos;
13141 u32 addr;
13142 u32 surface;
13143 u32 tile_offset;
13144 } plane[I915_MAX_PIPES];
13145
13146 struct intel_transcoder_error_state {
13147 bool power_domain_on;
13148 enum transcoder cpu_transcoder;
13149
13150 u32 conf;
13151
13152 u32 htotal;
13153 u32 hblank;
13154 u32 hsync;
13155 u32 vtotal;
13156 u32 vblank;
13157 u32 vsync;
13158 } transcoder[4];
13159 };
13160
13161 struct intel_display_error_state *
13162 intel_display_capture_error_state(struct drm_device *dev)
13163 {
13164 struct drm_i915_private *dev_priv = dev->dev_private;
13165 struct intel_display_error_state *error;
13166 int transcoders[] = {
13167 TRANSCODER_A,
13168 TRANSCODER_B,
13169 TRANSCODER_C,
13170 TRANSCODER_EDP,
13171 };
13172 int i;
13173
13174 if (INTEL_INFO(dev)->num_pipes == 0)
13175 return NULL;
13176
13177 error = kzalloc(sizeof(*error), GFP_ATOMIC);
13178 if (error == NULL)
13179 return NULL;
13180
13181 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
13182 error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER);
13183
13184 for_each_pipe(i) {
13185 error->pipe[i].power_domain_on =
13186 intel_display_power_enabled_unlocked(dev_priv,
13187 POWER_DOMAIN_PIPE(i));
13188 if (!error->pipe[i].power_domain_on)
13189 continue;
13190
13191 error->cursor[i].control = I915_READ(CURCNTR(i));
13192 error->cursor[i].position = I915_READ(CURPOS(i));
13193 error->cursor[i].base = I915_READ(CURBASE(i));
13194
13195 error->plane[i].control = I915_READ(DSPCNTR(i));
13196 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
13197 if (INTEL_INFO(dev)->gen <= 3) {
13198 error->plane[i].size = I915_READ(DSPSIZE(i));
13199 error->plane[i].pos = I915_READ(DSPPOS(i));
13200 }
13201 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
13202 error->plane[i].addr = I915_READ(DSPADDR(i));
13203 if (INTEL_INFO(dev)->gen >= 4) {
13204 error->plane[i].surface = I915_READ(DSPSURF(i));
13205 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
13206 }
13207
13208 error->pipe[i].source = I915_READ(PIPESRC(i));
13209
13210 if (!HAS_PCH_SPLIT(dev))
13211 error->pipe[i].stat = I915_READ(PIPESTAT(i));
13212 }
13213
13214 error->num_transcoders = INTEL_INFO(dev)->num_pipes;
13215 if (HAS_DDI(dev_priv->dev))
13216 error->num_transcoders++; /* Account for eDP. */
13217
13218 for (i = 0; i < error->num_transcoders; i++) {
13219 enum transcoder cpu_transcoder = transcoders[i];
13220
13221 error->transcoder[i].power_domain_on =
13222 intel_display_power_enabled_unlocked(dev_priv,
13223 POWER_DOMAIN_TRANSCODER(cpu_transcoder));
13224 if (!error->transcoder[i].power_domain_on)
13225 continue;
13226
13227 error->transcoder[i].cpu_transcoder = cpu_transcoder;
13228
13229 error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder));
13230 error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder));
13231 error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder));
13232 error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder));
13233 error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder));
13234 error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder));
13235 error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder));
13236 }
13237
13238 return error;
13239 }
13240
13241 #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
13242
13243 void
13244 intel_display_print_error_state(struct drm_i915_error_state_buf *m,
13245 struct drm_device *dev,
13246 struct intel_display_error_state *error)
13247 {
13248 int i;
13249
13250 if (!error)
13251 return;
13252
13253 err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes);
13254 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
13255 err_printf(m, "PWR_WELL_CTL2: %08x\n",
13256 error->power_well_driver);
13257 for_each_pipe(i) {
13258 err_printf(m, "Pipe [%d]:\n", i);
13259 err_printf(m, " Power: %s\n",
13260 error->pipe[i].power_domain_on ? "on" : "off");
13261 err_printf(m, " SRC: %08x\n", error->pipe[i].source);
13262 err_printf(m, " STAT: %08x\n", error->pipe[i].stat);
13263
13264 err_printf(m, "Plane [%d]:\n", i);
13265 err_printf(m, " CNTR: %08x\n", error->plane[i].control);
13266 err_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
13267 if (INTEL_INFO(dev)->gen <= 3) {
13268 err_printf(m, " SIZE: %08x\n", error->plane[i].size);
13269 err_printf(m, " POS: %08x\n", error->plane[i].pos);
13270 }
13271 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
13272 err_printf(m, " ADDR: %08x\n", error->plane[i].addr);
13273 if (INTEL_INFO(dev)->gen >= 4) {
13274 err_printf(m, " SURF: %08x\n", error->plane[i].surface);
13275 err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
13276 }
13277
13278 err_printf(m, "Cursor [%d]:\n", i);
13279 err_printf(m, " CNTR: %08x\n", error->cursor[i].control);
13280 err_printf(m, " POS: %08x\n", error->cursor[i].position);
13281 err_printf(m, " BASE: %08x\n", error->cursor[i].base);
13282 }
13283
13284 for (i = 0; i < error->num_transcoders; i++) {
13285 err_printf(m, "CPU transcoder: %c\n",
13286 transcoder_name(error->transcoder[i].cpu_transcoder));
13287 err_printf(m, " Power: %s\n",
13288 error->transcoder[i].power_domain_on ? "on" : "off");
13289 err_printf(m, " CONF: %08x\n", error->transcoder[i].conf);
13290 err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal);
13291 err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank);
13292 err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync);
13293 err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal);
13294 err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank);
13295 err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync);
13296 }
13297 }
Linux kernel - Deliverables
This page took 0.781902 seconds and 4 git commands to generate.