projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
drm/i915: Keep drm_crtc->state in sync with intel_crtc->config
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_display.c
1 /*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
27 #include <linux/dmi.h>
28 #include <linux/module.h>
29 #include <linux/input.h>
30 #include <linux/i2c.h>
31 #include <linux/kernel.h>
32 #include <linux/slab.h>
33 #include <linux/vgaarb.h>
34 #include <drm/drm_edid.h>
35 #include <drm/drmP.h>
36 #include "intel_drv.h"
37 #include <drm/i915_drm.h>
38 #include "i915_drv.h"
39 #include "i915_trace.h"
40 #include <drm/drm_dp_helper.h>
41 #include <drm/drm_crtc_helper.h>
42 #include <drm/drm_plane_helper.h>
43 #include <drm/drm_rect.h>
44 #include <linux/dma_remapping.h>
45
46 /* Primary plane formats supported by all gen */
47 #define COMMON_PRIMARY_FORMATS \
48 DRM_FORMAT_C8, \
49 DRM_FORMAT_RGB565, \
50 DRM_FORMAT_XRGB8888, \
51 DRM_FORMAT_ARGB8888
52
53 /* Primary plane formats for gen <= 3 */
54 static const uint32_t intel_primary_formats_gen2[] = {
55 COMMON_PRIMARY_FORMATS,
56 DRM_FORMAT_XRGB1555,
57 DRM_FORMAT_ARGB1555,
58 };
59
60 /* Primary plane formats for gen >= 4 */
61 static const uint32_t intel_primary_formats_gen4[] = {
62 COMMON_PRIMARY_FORMATS, \
63 DRM_FORMAT_XBGR8888,
64 DRM_FORMAT_ABGR8888,
65 DRM_FORMAT_XRGB2101010,
66 DRM_FORMAT_ARGB2101010,
67 DRM_FORMAT_XBGR2101010,
68 DRM_FORMAT_ABGR2101010,
69 };
70
71 /* Cursor formats */
72 static const uint32_t intel_cursor_formats[] = {
73 DRM_FORMAT_ARGB8888,
74 };
75
76 static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
77
78 static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
79 struct intel_crtc_state *pipe_config);
80 static void ironlake_pch_clock_get(struct intel_crtc *crtc,
81 struct intel_crtc_state *pipe_config);
82
83 static int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode,
84 int x, int y, struct drm_framebuffer *old_fb);
85 static int intel_framebuffer_init(struct drm_device *dev,
86 struct intel_framebuffer *ifb,
87 struct drm_mode_fb_cmd2 *mode_cmd,
88 struct drm_i915_gem_object *obj);
89 static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc);
90 static void intel_set_pipe_timings(struct intel_crtc *intel_crtc);
91 static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
92 struct intel_link_m_n *m_n,
93 struct intel_link_m_n *m2_n2);
94 static void ironlake_set_pipeconf(struct drm_crtc *crtc);
95 static void haswell_set_pipeconf(struct drm_crtc *crtc);
96 static void intel_set_pipe_csc(struct drm_crtc *crtc);
97 static void vlv_prepare_pll(struct intel_crtc *crtc,
98 const struct intel_crtc_state *pipe_config);
99 static void chv_prepare_pll(struct intel_crtc *crtc,
100 const struct intel_crtc_state *pipe_config);
101 static void intel_begin_crtc_commit(struct drm_crtc *crtc);
102 static void intel_finish_crtc_commit(struct drm_crtc *crtc);
103
104 static struct intel_encoder *intel_find_encoder(struct intel_connector *connector, int pipe)
105 {
106 if (!connector->mst_port)
107 return connector->encoder;
108 else
109 return &connector->mst_port->mst_encoders[pipe]->base;
110 }
111
112 typedef struct {
113 int min, max;
114 } intel_range_t;
115
116 typedef struct {
117 int dot_limit;
118 int p2_slow, p2_fast;
119 } intel_p2_t;
120
121 typedef struct intel_limit intel_limit_t;
122 struct intel_limit {
123 intel_range_t dot, vco, n, m, m1, m2, p, p1;
124 intel_p2_t p2;
125 };
126
127 int
128 intel_pch_rawclk(struct drm_device *dev)
129 {
130 struct drm_i915_private *dev_priv = dev->dev_private;
131
132 WARN_ON(!HAS_PCH_SPLIT(dev));
133
134 return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK;
135 }
136
137 static inline u32 /* units of 100MHz */
138 intel_fdi_link_freq(struct drm_device *dev)
139 {
140 if (IS_GEN5(dev)) {
141 struct drm_i915_private *dev_priv = dev->dev_private;
142 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
143 } else
144 return 27;
145 }
146
147 static const intel_limit_t intel_limits_i8xx_dac = {
148 .dot = { .min = 25000, .max = 350000 },
149 .vco = { .min = 908000, .max = 1512000 },
150 .n = { .min = 2, .max = 16 },
151 .m = { .min = 96, .max = 140 },
152 .m1 = { .min = 18, .max = 26 },
153 .m2 = { .min = 6, .max = 16 },
154 .p = { .min = 4, .max = 128 },
155 .p1 = { .min = 2, .max = 33 },
156 .p2 = { .dot_limit = 165000,
157 .p2_slow = 4, .p2_fast = 2 },
158 };
159
160 static const intel_limit_t intel_limits_i8xx_dvo = {
161 .dot = { .min = 25000, .max = 350000 },
162 .vco = { .min = 908000, .max = 1512000 },
163 .n = { .min = 2, .max = 16 },
164 .m = { .min = 96, .max = 140 },
165 .m1 = { .min = 18, .max = 26 },
166 .m2 = { .min = 6, .max = 16 },
167 .p = { .min = 4, .max = 128 },
168 .p1 = { .min = 2, .max = 33 },
169 .p2 = { .dot_limit = 165000,
170 .p2_slow = 4, .p2_fast = 4 },
171 };
172
173 static const intel_limit_t intel_limits_i8xx_lvds = {
174 .dot = { .min = 25000, .max = 350000 },
175 .vco = { .min = 908000, .max = 1512000 },
176 .n = { .min = 2, .max = 16 },
177 .m = { .min = 96, .max = 140 },
178 .m1 = { .min = 18, .max = 26 },
179 .m2 = { .min = 6, .max = 16 },
180 .p = { .min = 4, .max = 128 },
181 .p1 = { .min = 1, .max = 6 },
182 .p2 = { .dot_limit = 165000,
183 .p2_slow = 14, .p2_fast = 7 },
184 };
185
186 static const intel_limit_t intel_limits_i9xx_sdvo = {
187 .dot = { .min = 20000, .max = 400000 },
188 .vco = { .min = 1400000, .max = 2800000 },
189 .n = { .min = 1, .max = 6 },
190 .m = { .min = 70, .max = 120 },
191 .m1 = { .min = 8, .max = 18 },
192 .m2 = { .min = 3, .max = 7 },
193 .p = { .min = 5, .max = 80 },
194 .p1 = { .min = 1, .max = 8 },
195 .p2 = { .dot_limit = 200000,
196 .p2_slow = 10, .p2_fast = 5 },
197 };
198
199 static const intel_limit_t intel_limits_i9xx_lvds = {
200 .dot = { .min = 20000, .max = 400000 },
201 .vco = { .min = 1400000, .max = 2800000 },
202 .n = { .min = 1, .max = 6 },
203 .m = { .min = 70, .max = 120 },
204 .m1 = { .min = 8, .max = 18 },
205 .m2 = { .min = 3, .max = 7 },
206 .p = { .min = 7, .max = 98 },
207 .p1 = { .min = 1, .max = 8 },
208 .p2 = { .dot_limit = 112000,
209 .p2_slow = 14, .p2_fast = 7 },
210 };
211
212
213 static const intel_limit_t intel_limits_g4x_sdvo = {
214 .dot = { .min = 25000, .max = 270000 },
215 .vco = { .min = 1750000, .max = 3500000},
216 .n = { .min = 1, .max = 4 },
217 .m = { .min = 104, .max = 138 },
218 .m1 = { .min = 17, .max = 23 },
219 .m2 = { .min = 5, .max = 11 },
220 .p = { .min = 10, .max = 30 },
221 .p1 = { .min = 1, .max = 3},
222 .p2 = { .dot_limit = 270000,
223 .p2_slow = 10,
224 .p2_fast = 10
225 },
226 };
227
228 static const intel_limit_t intel_limits_g4x_hdmi = {
229 .dot = { .min = 22000, .max = 400000 },
230 .vco = { .min = 1750000, .max = 3500000},
231 .n = { .min = 1, .max = 4 },
232 .m = { .min = 104, .max = 138 },
233 .m1 = { .min = 16, .max = 23 },
234 .m2 = { .min = 5, .max = 11 },
235 .p = { .min = 5, .max = 80 },
236 .p1 = { .min = 1, .max = 8},
237 .p2 = { .dot_limit = 165000,
238 .p2_slow = 10, .p2_fast = 5 },
239 };
240
241 static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
242 .dot = { .min = 20000, .max = 115000 },
243 .vco = { .min = 1750000, .max = 3500000 },
244 .n = { .min = 1, .max = 3 },
245 .m = { .min = 104, .max = 138 },
246 .m1 = { .min = 17, .max = 23 },
247 .m2 = { .min = 5, .max = 11 },
248 .p = { .min = 28, .max = 112 },
249 .p1 = { .min = 2, .max = 8 },
250 .p2 = { .dot_limit = 0,
251 .p2_slow = 14, .p2_fast = 14
252 },
253 };
254
255 static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
256 .dot = { .min = 80000, .max = 224000 },
257 .vco = { .min = 1750000, .max = 3500000 },
258 .n = { .min = 1, .max = 3 },
259 .m = { .min = 104, .max = 138 },
260 .m1 = { .min = 17, .max = 23 },
261 .m2 = { .min = 5, .max = 11 },
262 .p = { .min = 14, .max = 42 },
263 .p1 = { .min = 2, .max = 6 },
264 .p2 = { .dot_limit = 0,
265 .p2_slow = 7, .p2_fast = 7
266 },
267 };
268
269 static const intel_limit_t intel_limits_pineview_sdvo = {
270 .dot = { .min = 20000, .max = 400000},
271 .vco = { .min = 1700000, .max = 3500000 },
272 /* Pineview's Ncounter is a ring counter */
273 .n = { .min = 3, .max = 6 },
274 .m = { .min = 2, .max = 256 },
275 /* Pineview only has one combined m divider, which we treat as m2. */
276 .m1 = { .min = 0, .max = 0 },
277 .m2 = { .min = 0, .max = 254 },
278 .p = { .min = 5, .max = 80 },
279 .p1 = { .min = 1, .max = 8 },
280 .p2 = { .dot_limit = 200000,
281 .p2_slow = 10, .p2_fast = 5 },
282 };
283
284 static const intel_limit_t intel_limits_pineview_lvds = {
285 .dot = { .min = 20000, .max = 400000 },
286 .vco = { .min = 1700000, .max = 3500000 },
287 .n = { .min = 3, .max = 6 },
288 .m = { .min = 2, .max = 256 },
289 .m1 = { .min = 0, .max = 0 },
290 .m2 = { .min = 0, .max = 254 },
291 .p = { .min = 7, .max = 112 },
292 .p1 = { .min = 1, .max = 8 },
293 .p2 = { .dot_limit = 112000,
294 .p2_slow = 14, .p2_fast = 14 },
295 };
296
297 /* Ironlake / Sandybridge
298 *
299 * We calculate clock using (register_value + 2) for N/M1/M2, so here
300 * the range value for them is (actual_value - 2).
301 */
302 static const intel_limit_t intel_limits_ironlake_dac = {
303 .dot = { .min = 25000, .max = 350000 },
304 .vco = { .min = 1760000, .max = 3510000 },
305 .n = { .min = 1, .max = 5 },
306 .m = { .min = 79, .max = 127 },
307 .m1 = { .min = 12, .max = 22 },
308 .m2 = { .min = 5, .max = 9 },
309 .p = { .min = 5, .max = 80 },
310 .p1 = { .min = 1, .max = 8 },
311 .p2 = { .dot_limit = 225000,
312 .p2_slow = 10, .p2_fast = 5 },
313 };
314
315 static const intel_limit_t intel_limits_ironlake_single_lvds = {
316 .dot = { .min = 25000, .max = 350000 },
317 .vco = { .min = 1760000, .max = 3510000 },
318 .n = { .min = 1, .max = 3 },
319 .m = { .min = 79, .max = 118 },
320 .m1 = { .min = 12, .max = 22 },
321 .m2 = { .min = 5, .max = 9 },
322 .p = { .min = 28, .max = 112 },
323 .p1 = { .min = 2, .max = 8 },
324 .p2 = { .dot_limit = 225000,
325 .p2_slow = 14, .p2_fast = 14 },
326 };
327
328 static const intel_limit_t intel_limits_ironlake_dual_lvds = {
329 .dot = { .min = 25000, .max = 350000 },
330 .vco = { .min = 1760000, .max = 3510000 },
331 .n = { .min = 1, .max = 3 },
332 .m = { .min = 79, .max = 127 },
333 .m1 = { .min = 12, .max = 22 },
334 .m2 = { .min = 5, .max = 9 },
335 .p = { .min = 14, .max = 56 },
336 .p1 = { .min = 2, .max = 8 },
337 .p2 = { .dot_limit = 225000,
338 .p2_slow = 7, .p2_fast = 7 },
339 };
340
341 /* LVDS 100mhz refclk limits. */
342 static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
343 .dot = { .min = 25000, .max = 350000 },
344 .vco = { .min = 1760000, .max = 3510000 },
345 .n = { .min = 1, .max = 2 },
346 .m = { .min = 79, .max = 126 },
347 .m1 = { .min = 12, .max = 22 },
348 .m2 = { .min = 5, .max = 9 },
349 .p = { .min = 28, .max = 112 },
350 .p1 = { .min = 2, .max = 8 },
351 .p2 = { .dot_limit = 225000,
352 .p2_slow = 14, .p2_fast = 14 },
353 };
354
355 static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
356 .dot = { .min = 25000, .max = 350000 },
357 .vco = { .min = 1760000, .max = 3510000 },
358 .n = { .min = 1, .max = 3 },
359 .m = { .min = 79, .max = 126 },
360 .m1 = { .min = 12, .max = 22 },
361 .m2 = { .min = 5, .max = 9 },
362 .p = { .min = 14, .max = 42 },
363 .p1 = { .min = 2, .max = 6 },
364 .p2 = { .dot_limit = 225000,
365 .p2_slow = 7, .p2_fast = 7 },
366 };
367
368 static const intel_limit_t intel_limits_vlv = {
369 /*
370 * These are the data rate limits (measured in fast clocks)
371 * since those are the strictest limits we have. The fast
372 * clock and actual rate limits are more relaxed, so checking
373 * them would make no difference.
374 */
375 .dot = { .min = 25000 * 5, .max = 270000 * 5 },
376 .vco = { .min = 4000000, .max = 6000000 },
377 .n = { .min = 1, .max = 7 },
378 .m1 = { .min = 2, .max = 3 },
379 .m2 = { .min = 11, .max = 156 },
380 .p1 = { .min = 2, .max = 3 },
381 .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */
382 };
383
384 static const intel_limit_t intel_limits_chv = {
385 /*
386 * These are the data rate limits (measured in fast clocks)
387 * since those are the strictest limits we have. The fast
388 * clock and actual rate limits are more relaxed, so checking
389 * them would make no difference.
390 */
391 .dot = { .min = 25000 * 5, .max = 540000 * 5},
392 .vco = { .min = 4860000, .max = 6700000 },
393 .n = { .min = 1, .max = 1 },
394 .m1 = { .min = 2, .max = 2 },
395 .m2 = { .min = 24 << 22, .max = 175 << 22 },
396 .p1 = { .min = 2, .max = 4 },
397 .p2 = { .p2_slow = 1, .p2_fast = 14 },
398 };
399
400 static void vlv_clock(int refclk, intel_clock_t *clock)
401 {
402 clock->m = clock->m1 * clock->m2;
403 clock->p = clock->p1 * clock->p2;
404 if (WARN_ON(clock->n == 0 || clock->p == 0))
405 return;
406 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n);
407 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
408 }
409
410 /**
411 * Returns whether any output on the specified pipe is of the specified type
412 */
413 bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type)
414 {
415 struct drm_device *dev = crtc->base.dev;
416 struct intel_encoder *encoder;
417
418 for_each_encoder_on_crtc(dev, &crtc->base, encoder)
419 if (encoder->type == type)
420 return true;
421
422 return false;
423 }
424
425 /**
426 * Returns whether any output on the specified pipe will have the specified
427 * type after a staged modeset is complete, i.e., the same as
428 * intel_pipe_has_type() but looking at encoder->new_crtc instead of
429 * encoder->crtc.
430 */
431 static bool intel_pipe_will_have_type(struct intel_crtc *crtc, int type)
432 {
433 struct drm_device *dev = crtc->base.dev;
434 struct intel_encoder *encoder;
435
436 for_each_intel_encoder(dev, encoder)
437 if (encoder->new_crtc == crtc && encoder->type == type)
438 return true;
439
440 return false;
441 }
442
443 static const intel_limit_t *intel_ironlake_limit(struct intel_crtc *crtc,
444 int refclk)
445 {
446 struct drm_device *dev = crtc->base.dev;
447 const intel_limit_t *limit;
448
449 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) {
450 if (intel_is_dual_link_lvds(dev)) {
451 if (refclk == 100000)
452 limit = &intel_limits_ironlake_dual_lvds_100m;
453 else
454 limit = &intel_limits_ironlake_dual_lvds;
455 } else {
456 if (refclk == 100000)
457 limit = &intel_limits_ironlake_single_lvds_100m;
458 else
459 limit = &intel_limits_ironlake_single_lvds;
460 }
461 } else
462 limit = &intel_limits_ironlake_dac;
463
464 return limit;
465 }
466
467 static const intel_limit_t *intel_g4x_limit(struct intel_crtc *crtc)
468 {
469 struct drm_device *dev = crtc->base.dev;
470 const intel_limit_t *limit;
471
472 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) {
473 if (intel_is_dual_link_lvds(dev))
474 limit = &intel_limits_g4x_dual_channel_lvds;
475 else
476 limit = &intel_limits_g4x_single_channel_lvds;
477 } else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_HDMI) ||
478 intel_pipe_will_have_type(crtc, INTEL_OUTPUT_ANALOG)) {
479 limit = &intel_limits_g4x_hdmi;
480 } else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_SDVO)) {
481 limit = &intel_limits_g4x_sdvo;
482 } else /* The option is for other outputs */
483 limit = &intel_limits_i9xx_sdvo;
484
485 return limit;
486 }
487
488 static const intel_limit_t *intel_limit(struct intel_crtc *crtc, int refclk)
489 {
490 struct drm_device *dev = crtc->base.dev;
491 const intel_limit_t *limit;
492
493 if (HAS_PCH_SPLIT(dev))
494 limit = intel_ironlake_limit(crtc, refclk);
495 else if (IS_G4X(dev)) {
496 limit = intel_g4x_limit(crtc);
497 } else if (IS_PINEVIEW(dev)) {
498 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS))
499 limit = &intel_limits_pineview_lvds;
500 else
501 limit = &intel_limits_pineview_sdvo;
502 } else if (IS_CHERRYVIEW(dev)) {
503 limit = &intel_limits_chv;
504 } else if (IS_VALLEYVIEW(dev)) {
505 limit = &intel_limits_vlv;
506 } else if (!IS_GEN2(dev)) {
507 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS))
508 limit = &intel_limits_i9xx_lvds;
509 else
510 limit = &intel_limits_i9xx_sdvo;
511 } else {
512 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS))
513 limit = &intel_limits_i8xx_lvds;
514 else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_DVO))
515 limit = &intel_limits_i8xx_dvo;
516 else
517 limit = &intel_limits_i8xx_dac;
518 }
519 return limit;
520 }
521
522 /* m1 is reserved as 0 in Pineview, n is a ring counter */
523 static void pineview_clock(int refclk, intel_clock_t *clock)
524 {
525 clock->m = clock->m2 + 2;
526 clock->p = clock->p1 * clock->p2;
527 if (WARN_ON(clock->n == 0 || clock->p == 0))
528 return;
529 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n);
530 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
531 }
532
533 static uint32_t i9xx_dpll_compute_m(struct dpll *dpll)
534 {
535 return 5 * (dpll->m1 + 2) + (dpll->m2 + 2);
536 }
537
538 static void i9xx_clock(int refclk, intel_clock_t *clock)
539 {
540 clock->m = i9xx_dpll_compute_m(clock);
541 clock->p = clock->p1 * clock->p2;
542 if (WARN_ON(clock->n + 2 == 0 || clock->p == 0))
543 return;
544 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2);
545 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
546 }
547
548 static void chv_clock(int refclk, intel_clock_t *clock)
549 {
550 clock->m = clock->m1 * clock->m2;
551 clock->p = clock->p1 * clock->p2;
552 if (WARN_ON(clock->n == 0 || clock->p == 0))
553 return;
554 clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m,
555 clock->n << 22);
556 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
557 }
558
559 #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
560 /**
561 * Returns whether the given set of divisors are valid for a given refclk with
562 * the given connectors.
563 */
564
565 static bool intel_PLL_is_valid(struct drm_device *dev,
566 const intel_limit_t *limit,
567 const intel_clock_t *clock)
568 {
569 if (clock->n < limit->n.min || limit->n.max < clock->n)
570 INTELPllInvalid("n out of range\n");
571 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
572 INTELPllInvalid("p1 out of range\n");
573 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
574 INTELPllInvalid("m2 out of range\n");
575 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
576 INTELPllInvalid("m1 out of range\n");
577
578 if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev))
579 if (clock->m1 <= clock->m2)
580 INTELPllInvalid("m1 <= m2\n");
581
582 if (!IS_VALLEYVIEW(dev)) {
583 if (clock->p < limit->p.min || limit->p.max < clock->p)
584 INTELPllInvalid("p out of range\n");
585 if (clock->m < limit->m.min || limit->m.max < clock->m)
586 INTELPllInvalid("m out of range\n");
587 }
588
589 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
590 INTELPllInvalid("vco out of range\n");
591 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
592 * connector, etc., rather than just a single range.
593 */
594 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
595 INTELPllInvalid("dot out of range\n");
596
597 return true;
598 }
599
600 static bool
601 i9xx_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc,
602 int target, int refclk, intel_clock_t *match_clock,
603 intel_clock_t *best_clock)
604 {
605 struct drm_device *dev = crtc->base.dev;
606 intel_clock_t clock;
607 int err = target;
608
609 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) {
610 /*
611 * For LVDS just rely on its current settings for dual-channel.
612 * We haven't figured out how to reliably set up different
613 * single/dual channel state, if we even can.
614 */
615 if (intel_is_dual_link_lvds(dev))
616 clock.p2 = limit->p2.p2_fast;
617 else
618 clock.p2 = limit->p2.p2_slow;
619 } else {
620 if (target < limit->p2.dot_limit)
621 clock.p2 = limit->p2.p2_slow;
622 else
623 clock.p2 = limit->p2.p2_fast;
624 }
625
626 memset(best_clock, 0, sizeof(*best_clock));
627
628 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
629 clock.m1++) {
630 for (clock.m2 = limit->m2.min;
631 clock.m2 <= limit->m2.max; clock.m2++) {
632 if (clock.m2 >= clock.m1)
633 break;
634 for (clock.n = limit->n.min;
635 clock.n <= limit->n.max; clock.n++) {
636 for (clock.p1 = limit->p1.min;
637 clock.p1 <= limit->p1.max; clock.p1++) {
638 int this_err;
639
640 i9xx_clock(refclk, &clock);
641 if (!intel_PLL_is_valid(dev, limit,
642 &clock))
643 continue;
644 if (match_clock &&
645 clock.p != match_clock->p)
646 continue;
647
648 this_err = abs(clock.dot - target);
649 if (this_err < err) {
650 *best_clock = clock;
651 err = this_err;
652 }
653 }
654 }
655 }
656 }
657
658 return (err != target);
659 }
660
661 static bool
662 pnv_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc,
663 int target, int refclk, intel_clock_t *match_clock,
664 intel_clock_t *best_clock)
665 {
666 struct drm_device *dev = crtc->base.dev;
667 intel_clock_t clock;
668 int err = target;
669
670 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) {
671 /*
672 * For LVDS just rely on its current settings for dual-channel.
673 * We haven't figured out how to reliably set up different
674 * single/dual channel state, if we even can.
675 */
676 if (intel_is_dual_link_lvds(dev))
677 clock.p2 = limit->p2.p2_fast;
678 else
679 clock.p2 = limit->p2.p2_slow;
680 } else {
681 if (target < limit->p2.dot_limit)
682 clock.p2 = limit->p2.p2_slow;
683 else
684 clock.p2 = limit->p2.p2_fast;
685 }
686
687 memset(best_clock, 0, sizeof(*best_clock));
688
689 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
690 clock.m1++) {
691 for (clock.m2 = limit->m2.min;
692 clock.m2 <= limit->m2.max; clock.m2++) {
693 for (clock.n = limit->n.min;
694 clock.n <= limit->n.max; clock.n++) {
695 for (clock.p1 = limit->p1.min;
696 clock.p1 <= limit->p1.max; clock.p1++) {
697 int this_err;
698
699 pineview_clock(refclk, &clock);
700 if (!intel_PLL_is_valid(dev, limit,
701 &clock))
702 continue;
703 if (match_clock &&
704 clock.p != match_clock->p)
705 continue;
706
707 this_err = abs(clock.dot - target);
708 if (this_err < err) {
709 *best_clock = clock;
710 err = this_err;
711 }
712 }
713 }
714 }
715 }
716
717 return (err != target);
718 }
719
720 static bool
721 g4x_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc,
722 int target, int refclk, intel_clock_t *match_clock,
723 intel_clock_t *best_clock)
724 {
725 struct drm_device *dev = crtc->base.dev;
726 intel_clock_t clock;
727 int max_n;
728 bool found;
729 /* approximately equals target * 0.00585 */
730 int err_most = (target >> 8) + (target >> 9);
731 found = false;
732
733 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) {
734 if (intel_is_dual_link_lvds(dev))
735 clock.p2 = limit->p2.p2_fast;
736 else
737 clock.p2 = limit->p2.p2_slow;
738 } else {
739 if (target < limit->p2.dot_limit)
740 clock.p2 = limit->p2.p2_slow;
741 else
742 clock.p2 = limit->p2.p2_fast;
743 }
744
745 memset(best_clock, 0, sizeof(*best_clock));
746 max_n = limit->n.max;
747 /* based on hardware requirement, prefer smaller n to precision */
748 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
749 /* based on hardware requirement, prefere larger m1,m2 */
750 for (clock.m1 = limit->m1.max;
751 clock.m1 >= limit->m1.min; clock.m1--) {
752 for (clock.m2 = limit->m2.max;
753 clock.m2 >= limit->m2.min; clock.m2--) {
754 for (clock.p1 = limit->p1.max;
755 clock.p1 >= limit->p1.min; clock.p1--) {
756 int this_err;
757
758 i9xx_clock(refclk, &clock);
759 if (!intel_PLL_is_valid(dev, limit,
760 &clock))
761 continue;
762
763 this_err = abs(clock.dot - target);
764 if (this_err < err_most) {
765 *best_clock = clock;
766 err_most = this_err;
767 max_n = clock.n;
768 found = true;
769 }
770 }
771 }
772 }
773 }
774 return found;
775 }
776
777 static bool
778 vlv_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc,
779 int target, int refclk, intel_clock_t *match_clock,
780 intel_clock_t *best_clock)
781 {
782 struct drm_device *dev = crtc->base.dev;
783 intel_clock_t clock;
784 unsigned int bestppm = 1000000;
785 /* min update 19.2 MHz */
786 int max_n = min(limit->n.max, refclk / 19200);
787 bool found = false;
788
789 target *= 5; /* fast clock */
790
791 memset(best_clock, 0, sizeof(*best_clock));
792
793 /* based on hardware requirement, prefer smaller n to precision */
794 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
795 for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) {
796 for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow;
797 clock.p2 -= clock.p2 > 10 ? 2 : 1) {
798 clock.p = clock.p1 * clock.p2;
799 /* based on hardware requirement, prefer bigger m1,m2 values */
800 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) {
801 unsigned int ppm, diff;
802
803 clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n,
804 refclk * clock.m1);
805
806 vlv_clock(refclk, &clock);
807
808 if (!intel_PLL_is_valid(dev, limit,
809 &clock))
810 continue;
811
812 diff = abs(clock.dot - target);
813 ppm = div_u64(1000000ULL * diff, target);
814
815 if (ppm < 100 && clock.p > best_clock->p) {
816 bestppm = 0;
817 *best_clock = clock;
818 found = true;
819 }
820
821 if (bestppm >= 10 && ppm < bestppm - 10) {
822 bestppm = ppm;
823 *best_clock = clock;
824 found = true;
825 }
826 }
827 }
828 }
829 }
830
831 return found;
832 }
833
834 static bool
835 chv_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc,
836 int target, int refclk, intel_clock_t *match_clock,
837 intel_clock_t *best_clock)
838 {
839 struct drm_device *dev = crtc->base.dev;
840 intel_clock_t clock;
841 uint64_t m2;
842 int found = false;
843
844 memset(best_clock, 0, sizeof(*best_clock));
845
846 /*
847 * Based on hardware doc, the n always set to 1, and m1 always
848 * set to 2. If requires to support 200Mhz refclk, we need to
849 * revisit this because n may not 1 anymore.
850 */
851 clock.n = 1, clock.m1 = 2;
852 target *= 5; /* fast clock */
853
854 for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) {
855 for (clock.p2 = limit->p2.p2_fast;
856 clock.p2 >= limit->p2.p2_slow;
857 clock.p2 -= clock.p2 > 10 ? 2 : 1) {
858
859 clock.p = clock.p1 * clock.p2;
860
861 m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p *
862 clock.n) << 22, refclk * clock.m1);
863
864 if (m2 > INT_MAX/clock.m1)
865 continue;
866
867 clock.m2 = m2;
868
869 chv_clock(refclk, &clock);
870
871 if (!intel_PLL_is_valid(dev, limit, &clock))
872 continue;
873
874 /* based on hardware requirement, prefer bigger p
875 */
876 if (clock.p > best_clock->p) {
877 *best_clock = clock;
878 found = true;
879 }
880 }
881 }
882
883 return found;
884 }
885
886 bool intel_crtc_active(struct drm_crtc *crtc)
887 {
888 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
889
890 /* Be paranoid as we can arrive here with only partial
891 * state retrieved from the hardware during setup.
892 *
893 * We can ditch the adjusted_mode.crtc_clock check as soon
894 * as Haswell has gained clock readout/fastboot support.
895 *
896 * We can ditch the crtc->primary->fb check as soon as we can
897 * properly reconstruct framebuffers.
898 */
899 return intel_crtc->active && crtc->primary->fb &&
900 intel_crtc->config->base.adjusted_mode.crtc_clock;
901 }
902
903 enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
904 enum pipe pipe)
905 {
906 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
907 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
908
909 return intel_crtc->config->cpu_transcoder;
910 }
911
912 static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe)
913 {
914 struct drm_i915_private *dev_priv = dev->dev_private;
915 u32 reg = PIPEDSL(pipe);
916 u32 line1, line2;
917 u32 line_mask;
918
919 if (IS_GEN2(dev))
920 line_mask = DSL_LINEMASK_GEN2;
921 else
922 line_mask = DSL_LINEMASK_GEN3;
923
924 line1 = I915_READ(reg) & line_mask;
925 mdelay(5);
926 line2 = I915_READ(reg) & line_mask;
927
928 return line1 == line2;
929 }
930
931 /*
932 * intel_wait_for_pipe_off - wait for pipe to turn off
933 * @crtc: crtc whose pipe to wait for
934 *
935 * After disabling a pipe, we can't wait for vblank in the usual way,
936 * spinning on the vblank interrupt status bit, since we won't actually
937 * see an interrupt when the pipe is disabled.
938 *
939 * On Gen4 and above:
940 * wait for the pipe register state bit to turn off
941 *
942 * Otherwise:
943 * wait for the display line value to settle (it usually
944 * ends up stopping at the start of the next frame).
945 *
946 */
947 static void intel_wait_for_pipe_off(struct intel_crtc *crtc)
948 {
949 struct drm_device *dev = crtc->base.dev;
950 struct drm_i915_private *dev_priv = dev->dev_private;
951 enum transcoder cpu_transcoder = crtc->config->cpu_transcoder;
952 enum pipe pipe = crtc->pipe;
953
954 if (INTEL_INFO(dev)->gen >= 4) {
955 int reg = PIPECONF(cpu_transcoder);
956
957 /* Wait for the Pipe State to go off */
958 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
959 100))
960 WARN(1, "pipe_off wait timed out\n");
961 } else {
962 /* Wait for the display line to settle */
963 if (wait_for(pipe_dsl_stopped(dev, pipe), 100))
964 WARN(1, "pipe_off wait timed out\n");
965 }
966 }
967
968 /*
969 * ibx_digital_port_connected - is the specified port connected?
970 * @dev_priv: i915 private structure
971 * @port: the port to test
972 *
973 * Returns true if @port is connected, false otherwise.
974 */
975 bool ibx_digital_port_connected(struct drm_i915_private *dev_priv,
976 struct intel_digital_port *port)
977 {
978 u32 bit;
979
980 if (HAS_PCH_IBX(dev_priv->dev)) {
981 switch (port->port) {
982 case PORT_B:
983 bit = SDE_PORTB_HOTPLUG;
984 break;
985 case PORT_C:
986 bit = SDE_PORTC_HOTPLUG;
987 break;
988 case PORT_D:
989 bit = SDE_PORTD_HOTPLUG;
990 break;
991 default:
992 return true;
993 }
994 } else {
995 switch (port->port) {
996 case PORT_B:
997 bit = SDE_PORTB_HOTPLUG_CPT;
998 break;
999 case PORT_C:
1000 bit = SDE_PORTC_HOTPLUG_CPT;
1001 break;
1002 case PORT_D:
1003 bit = SDE_PORTD_HOTPLUG_CPT;
1004 break;
1005 default:
1006 return true;
1007 }
1008 }
1009
1010 return I915_READ(SDEISR) & bit;
1011 }
1012
1013 static const char *state_string(bool enabled)
1014 {
1015 return enabled ? "on" : "off";
1016 }
1017
1018 /* Only for pre-ILK configs */
1019 void assert_pll(struct drm_i915_private *dev_priv,
1020 enum pipe pipe, bool state)
1021 {
1022 int reg;
1023 u32 val;
1024 bool cur_state;
1025
1026 reg = DPLL(pipe);
1027 val = I915_READ(reg);
1028 cur_state = !!(val & DPLL_VCO_ENABLE);
1029 I915_STATE_WARN(cur_state != state,
1030 "PLL state assertion failure (expected %s, current %s)\n",
1031 state_string(state), state_string(cur_state));
1032 }
1033
1034 /* XXX: the dsi pll is shared between MIPI DSI ports */
1035 static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state)
1036 {
1037 u32 val;
1038 bool cur_state;
1039
1040 mutex_lock(&dev_priv->dpio_lock);
1041 val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);
1042 mutex_unlock(&dev_priv->dpio_lock);
1043
1044 cur_state = val & DSI_PLL_VCO_EN;
1045 I915_STATE_WARN(cur_state != state,
1046 "DSI PLL state assertion failure (expected %s, current %s)\n",
1047 state_string(state), state_string(cur_state));
1048 }
1049 #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true)
1050 #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false)
1051
1052 struct intel_shared_dpll *
1053 intel_crtc_to_shared_dpll(struct intel_crtc *crtc)
1054 {
1055 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
1056
1057 if (crtc->config->shared_dpll < 0)
1058 return NULL;
1059
1060 return &dev_priv->shared_dplls[crtc->config->shared_dpll];
1061 }
1062
1063 /* For ILK+ */
1064 void assert_shared_dpll(struct drm_i915_private *dev_priv,
1065 struct intel_shared_dpll *pll,
1066 bool state)
1067 {
1068 bool cur_state;
1069 struct intel_dpll_hw_state hw_state;
1070
1071 if (WARN (!pll,
1072 "asserting DPLL %s with no DPLL\n", state_string(state)))
1073 return;
1074
1075 cur_state = pll->get_hw_state(dev_priv, pll, &hw_state);
1076 I915_STATE_WARN(cur_state != state,
1077 "%s assertion failure (expected %s, current %s)\n",
1078 pll->name, state_string(state), state_string(cur_state));
1079 }
1080
1081 static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1082 enum pipe pipe, bool state)
1083 {
1084 int reg;
1085 u32 val;
1086 bool cur_state;
1087 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1088 pipe);
1089
1090 if (HAS_DDI(dev_priv->dev)) {
1091 /* DDI does not have a specific FDI_TX register */
1092 reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);
1093 val = I915_READ(reg);
1094 cur_state = !!(val & TRANS_DDI_FUNC_ENABLE);
1095 } else {
1096 reg = FDI_TX_CTL(pipe);
1097 val = I915_READ(reg);
1098 cur_state = !!(val & FDI_TX_ENABLE);
1099 }
1100 I915_STATE_WARN(cur_state != state,
1101 "FDI TX state assertion failure (expected %s, current %s)\n",
1102 state_string(state), state_string(cur_state));
1103 }
1104 #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1105 #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1106
1107 static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1108 enum pipe pipe, bool state)
1109 {
1110 int reg;
1111 u32 val;
1112 bool cur_state;
1113
1114 reg = FDI_RX_CTL(pipe);
1115 val = I915_READ(reg);
1116 cur_state = !!(val & FDI_RX_ENABLE);
1117 I915_STATE_WARN(cur_state != state,
1118 "FDI RX state assertion failure (expected %s, current %s)\n",
1119 state_string(state), state_string(cur_state));
1120 }
1121 #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1122 #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1123
1124 static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1125 enum pipe pipe)
1126 {
1127 int reg;
1128 u32 val;
1129
1130 /* ILK FDI PLL is always enabled */
1131 if (INTEL_INFO(dev_priv->dev)->gen == 5)
1132 return;
1133
1134 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
1135 if (HAS_DDI(dev_priv->dev))
1136 return;
1137
1138 reg = FDI_TX_CTL(pipe);
1139 val = I915_READ(reg);
1140 I915_STATE_WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1141 }
1142
1143 void assert_fdi_rx_pll(struct drm_i915_private *dev_priv,
1144 enum pipe pipe, bool state)
1145 {
1146 int reg;
1147 u32 val;
1148 bool cur_state;
1149
1150 reg = FDI_RX_CTL(pipe);
1151 val = I915_READ(reg);
1152 cur_state = !!(val & FDI_RX_PLL_ENABLE);
1153 I915_STATE_WARN(cur_state != state,
1154 "FDI RX PLL assertion failure (expected %s, current %s)\n",
1155 state_string(state), state_string(cur_state));
1156 }
1157
1158 void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1159 enum pipe pipe)
1160 {
1161 struct drm_device *dev = dev_priv->dev;
1162 int pp_reg;
1163 u32 val;
1164 enum pipe panel_pipe = PIPE_A;
1165 bool locked = true;
1166
1167 if (WARN_ON(HAS_DDI(dev)))
1168 return;
1169
1170 if (HAS_PCH_SPLIT(dev)) {
1171 u32 port_sel;
1172
1173 pp_reg = PCH_PP_CONTROL;
1174 port_sel = I915_READ(PCH_PP_ON_DELAYS) & PANEL_PORT_SELECT_MASK;
1175
1176 if (port_sel == PANEL_PORT_SELECT_LVDS &&
1177 I915_READ(PCH_LVDS) & LVDS_PIPEB_SELECT)
1178 panel_pipe = PIPE_B;
1179 /* XXX: else fix for eDP */
1180 } else if (IS_VALLEYVIEW(dev)) {
1181 /* presumably write lock depends on pipe, not port select */
1182 pp_reg = VLV_PIPE_PP_CONTROL(pipe);
1183 panel_pipe = pipe;
1184 } else {
1185 pp_reg = PP_CONTROL;
1186 if (I915_READ(LVDS) & LVDS_PIPEB_SELECT)
1187 panel_pipe = PIPE_B;
1188 }
1189
1190 val = I915_READ(pp_reg);
1191 if (!(val & PANEL_POWER_ON) ||
1192 ((val & PANEL_UNLOCK_MASK) == PANEL_UNLOCK_REGS))
1193 locked = false;
1194
1195 I915_STATE_WARN(panel_pipe == pipe && locked,
1196 "panel assertion failure, pipe %c regs locked\n",
1197 pipe_name(pipe));
1198 }
1199
1200 static void assert_cursor(struct drm_i915_private *dev_priv,
1201 enum pipe pipe, bool state)
1202 {
1203 struct drm_device *dev = dev_priv->dev;
1204 bool cur_state;
1205
1206 if (IS_845G(dev) || IS_I865G(dev))
1207 cur_state = I915_READ(_CURACNTR) & CURSOR_ENABLE;
1208 else
1209 cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE;
1210
1211 I915_STATE_WARN(cur_state != state,
1212 "cursor on pipe %c assertion failure (expected %s, current %s)\n",
1213 pipe_name(pipe), state_string(state), state_string(cur_state));
1214 }
1215 #define assert_cursor_enabled(d, p) assert_cursor(d, p, true)
1216 #define assert_cursor_disabled(d, p) assert_cursor(d, p, false)
1217
1218 void assert_pipe(struct drm_i915_private *dev_priv,
1219 enum pipe pipe, bool state)
1220 {
1221 int reg;
1222 u32 val;
1223 bool cur_state;
1224 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1225 pipe);
1226
1227 /* if we need the pipe quirk it must be always on */
1228 if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
1229 (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
1230 state = true;
1231
1232 if (!intel_display_power_is_enabled(dev_priv,
1233 POWER_DOMAIN_TRANSCODER(cpu_transcoder))) {
1234 cur_state = false;
1235 } else {
1236 reg = PIPECONF(cpu_transcoder);
1237 val = I915_READ(reg);
1238 cur_state = !!(val & PIPECONF_ENABLE);
1239 }
1240
1241 I915_STATE_WARN(cur_state != state,
1242 "pipe %c assertion failure (expected %s, current %s)\n",
1243 pipe_name(pipe), state_string(state), state_string(cur_state));
1244 }
1245
1246 static void assert_plane(struct drm_i915_private *dev_priv,
1247 enum plane plane, bool state)
1248 {
1249 int reg;
1250 u32 val;
1251 bool cur_state;
1252
1253 reg = DSPCNTR(plane);
1254 val = I915_READ(reg);
1255 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1256 I915_STATE_WARN(cur_state != state,
1257 "plane %c assertion failure (expected %s, current %s)\n",
1258 plane_name(plane), state_string(state), state_string(cur_state));
1259 }
1260
1261 #define assert_plane_enabled(d, p) assert_plane(d, p, true)
1262 #define assert_plane_disabled(d, p) assert_plane(d, p, false)
1263
1264 static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1265 enum pipe pipe)
1266 {
1267 struct drm_device *dev = dev_priv->dev;
1268 int reg, i;
1269 u32 val;
1270 int cur_pipe;
1271
1272 /* Primary planes are fixed to pipes on gen4+ */
1273 if (INTEL_INFO(dev)->gen >= 4) {
1274 reg = DSPCNTR(pipe);
1275 val = I915_READ(reg);
1276 I915_STATE_WARN(val & DISPLAY_PLANE_ENABLE,
1277 "plane %c assertion failure, should be disabled but not\n",
1278 plane_name(pipe));
1279 return;
1280 }
1281
1282 /* Need to check both planes against the pipe */
1283 for_each_pipe(dev_priv, i) {
1284 reg = DSPCNTR(i);
1285 val = I915_READ(reg);
1286 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1287 DISPPLANE_SEL_PIPE_SHIFT;
1288 I915_STATE_WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
1289 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1290 plane_name(i), pipe_name(pipe));
1291 }
1292 }
1293
1294 static void assert_sprites_disabled(struct drm_i915_private *dev_priv,
1295 enum pipe pipe)
1296 {
1297 struct drm_device *dev = dev_priv->dev;
1298 int reg, sprite;
1299 u32 val;
1300
1301 if (INTEL_INFO(dev)->gen >= 9) {
1302 for_each_sprite(pipe, sprite) {
1303 val = I915_READ(PLANE_CTL(pipe, sprite));
1304 I915_STATE_WARN(val & PLANE_CTL_ENABLE,
1305 "plane %d assertion failure, should be off on pipe %c but is still active\n",
1306 sprite, pipe_name(pipe));
1307 }
1308 } else if (IS_VALLEYVIEW(dev)) {
1309 for_each_sprite(pipe, sprite) {
1310 reg = SPCNTR(pipe, sprite);
1311 val = I915_READ(reg);
1312 I915_STATE_WARN(val & SP_ENABLE,
1313 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1314 sprite_name(pipe, sprite), pipe_name(pipe));
1315 }
1316 } else if (INTEL_INFO(dev)->gen >= 7) {
1317 reg = SPRCTL(pipe);
1318 val = I915_READ(reg);
1319 I915_STATE_WARN(val & SPRITE_ENABLE,
1320 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1321 plane_name(pipe), pipe_name(pipe));
1322 } else if (INTEL_INFO(dev)->gen >= 5) {
1323 reg = DVSCNTR(pipe);
1324 val = I915_READ(reg);
1325 I915_STATE_WARN(val & DVS_ENABLE,
1326 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1327 plane_name(pipe), pipe_name(pipe));
1328 }
1329 }
1330
1331 static void assert_vblank_disabled(struct drm_crtc *crtc)
1332 {
1333 if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc) == 0))
1334 drm_crtc_vblank_put(crtc);
1335 }
1336
1337 static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
1338 {
1339 u32 val;
1340 bool enabled;
1341
1342 I915_STATE_WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev)));
1343
1344 val = I915_READ(PCH_DREF_CONTROL);
1345 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1346 DREF_SUPERSPREAD_SOURCE_MASK));
1347 I915_STATE_WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1348 }
1349
1350 static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv,
1351 enum pipe pipe)
1352 {
1353 int reg;
1354 u32 val;
1355 bool enabled;
1356
1357 reg = PCH_TRANSCONF(pipe);
1358 val = I915_READ(reg);
1359 enabled = !!(val & TRANS_ENABLE);
1360 I915_STATE_WARN(enabled,
1361 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1362 pipe_name(pipe));
1363 }
1364
1365 static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1366 enum pipe pipe, u32 port_sel, u32 val)
1367 {
1368 if ((val & DP_PORT_EN) == 0)
1369 return false;
1370
1371 if (HAS_PCH_CPT(dev_priv->dev)) {
1372 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1373 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1374 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1375 return false;
1376 } else if (IS_CHERRYVIEW(dev_priv->dev)) {
1377 if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe))
1378 return false;
1379 } else {
1380 if ((val & DP_PIPE_MASK) != (pipe << 30))
1381 return false;
1382 }
1383 return true;
1384 }
1385
1386 static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1387 enum pipe pipe, u32 val)
1388 {
1389 if ((val & SDVO_ENABLE) == 0)
1390 return false;
1391
1392 if (HAS_PCH_CPT(dev_priv->dev)) {
1393 if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe))
1394 return false;
1395 } else if (IS_CHERRYVIEW(dev_priv->dev)) {
1396 if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe))
1397 return false;
1398 } else {
1399 if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe))
1400 return false;
1401 }
1402 return true;
1403 }
1404
1405 static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1406 enum pipe pipe, u32 val)
1407 {
1408 if ((val & LVDS_PORT_EN) == 0)
1409 return false;
1410
1411 if (HAS_PCH_CPT(dev_priv->dev)) {
1412 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1413 return false;
1414 } else {
1415 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1416 return false;
1417 }
1418 return true;
1419 }
1420
1421 static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1422 enum pipe pipe, u32 val)
1423 {
1424 if ((val & ADPA_DAC_ENABLE) == 0)
1425 return false;
1426 if (HAS_PCH_CPT(dev_priv->dev)) {
1427 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1428 return false;
1429 } else {
1430 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1431 return false;
1432 }
1433 return true;
1434 }
1435
1436 static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
1437 enum pipe pipe, int reg, u32 port_sel)
1438 {
1439 u32 val = I915_READ(reg);
1440 I915_STATE_WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
1441 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
1442 reg, pipe_name(pipe));
1443
1444 I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0
1445 && (val & DP_PIPEB_SELECT),
1446 "IBX PCH dp port still using transcoder B\n");
1447 }
1448
1449 static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1450 enum pipe pipe, int reg)
1451 {
1452 u32 val = I915_READ(reg);
1453 I915_STATE_WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
1454 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
1455 reg, pipe_name(pipe));
1456
1457 I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0
1458 && (val & SDVO_PIPE_B_SELECT),
1459 "IBX PCH hdmi port still using transcoder B\n");
1460 }
1461
1462 static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1463 enum pipe pipe)
1464 {
1465 int reg;
1466 u32 val;
1467
1468 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1469 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1470 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
1471
1472 reg = PCH_ADPA;
1473 val = I915_READ(reg);
1474 I915_STATE_WARN(adpa_pipe_enabled(dev_priv, pipe, val),
1475 "PCH VGA enabled on transcoder %c, should be disabled\n",
1476 pipe_name(pipe));
1477
1478 reg = PCH_LVDS;
1479 val = I915_READ(reg);
1480 I915_STATE_WARN(lvds_pipe_enabled(dev_priv, pipe, val),
1481 "PCH LVDS enabled on transcoder %c, should be disabled\n",
1482 pipe_name(pipe));
1483
1484 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB);
1485 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC);
1486 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID);
1487 }
1488
1489 static void intel_init_dpio(struct drm_device *dev)
1490 {
1491 struct drm_i915_private *dev_priv = dev->dev_private;
1492
1493 if (!IS_VALLEYVIEW(dev))
1494 return;
1495
1496 /*
1497 * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C),
1498 * CHV x1 PHY (DP/HDMI D)
1499 * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C)
1500 */
1501 if (IS_CHERRYVIEW(dev)) {
1502 DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2;
1503 DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO;
1504 } else {
1505 DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO;
1506 }
1507 }
1508
1509 static void vlv_enable_pll(struct intel_crtc *crtc,
1510 const struct intel_crtc_state *pipe_config)
1511 {
1512 struct drm_device *dev = crtc->base.dev;
1513 struct drm_i915_private *dev_priv = dev->dev_private;
1514 int reg = DPLL(crtc->pipe);
1515 u32 dpll = pipe_config->dpll_hw_state.dpll;
1516
1517 assert_pipe_disabled(dev_priv, crtc->pipe);
1518
1519 /* No really, not for ILK+ */
1520 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev));
1521
1522 /* PLL is protected by panel, make sure we can write it */
1523 if (IS_MOBILE(dev_priv->dev))
1524 assert_panel_unlocked(dev_priv, crtc->pipe);
1525
1526 I915_WRITE(reg, dpll);
1527 POSTING_READ(reg);
1528 udelay(150);
1529
1530 if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
1531 DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe);
1532
1533 I915_WRITE(DPLL_MD(crtc->pipe), pipe_config->dpll_hw_state.dpll_md);
1534 POSTING_READ(DPLL_MD(crtc->pipe));
1535
1536 /* We do this three times for luck */
1537 I915_WRITE(reg, dpll);
1538 POSTING_READ(reg);
1539 udelay(150); /* wait for warmup */
1540 I915_WRITE(reg, dpll);
1541 POSTING_READ(reg);
1542 udelay(150); /* wait for warmup */
1543 I915_WRITE(reg, dpll);
1544 POSTING_READ(reg);
1545 udelay(150); /* wait for warmup */
1546 }
1547
1548 static void chv_enable_pll(struct intel_crtc *crtc,
1549 const struct intel_crtc_state *pipe_config)
1550 {
1551 struct drm_device *dev = crtc->base.dev;
1552 struct drm_i915_private *dev_priv = dev->dev_private;
1553 int pipe = crtc->pipe;
1554 enum dpio_channel port = vlv_pipe_to_channel(pipe);
1555 u32 tmp;
1556
1557 assert_pipe_disabled(dev_priv, crtc->pipe);
1558
1559 BUG_ON(!IS_CHERRYVIEW(dev_priv->dev));
1560
1561 mutex_lock(&dev_priv->dpio_lock);
1562
1563 /* Enable back the 10bit clock to display controller */
1564 tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));
1565 tmp |= DPIO_DCLKP_EN;
1566 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp);
1567
1568 /*
1569 * Need to wait > 100ns between dclkp clock enable bit and PLL enable.
1570 */
1571 udelay(1);
1572
1573 /* Enable PLL */
1574 I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll);
1575
1576 /* Check PLL is locked */
1577 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
1578 DRM_ERROR("PLL %d failed to lock\n", pipe);
1579
1580 /* not sure when this should be written */
1581 I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md);
1582 POSTING_READ(DPLL_MD(pipe));
1583
1584 mutex_unlock(&dev_priv->dpio_lock);
1585 }
1586
1587 static int intel_num_dvo_pipes(struct drm_device *dev)
1588 {
1589 struct intel_crtc *crtc;
1590 int count = 0;
1591
1592 for_each_intel_crtc(dev, crtc)
1593 count += crtc->active &&
1594 intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO);
1595
1596 return count;
1597 }
1598
1599 static void i9xx_enable_pll(struct intel_crtc *crtc)
1600 {
1601 struct drm_device *dev = crtc->base.dev;
1602 struct drm_i915_private *dev_priv = dev->dev_private;
1603 int reg = DPLL(crtc->pipe);
1604 u32 dpll = crtc->config->dpll_hw_state.dpll;
1605
1606 assert_pipe_disabled(dev_priv, crtc->pipe);
1607
1608 /* No really, not for ILK+ */
1609 BUG_ON(INTEL_INFO(dev)->gen >= 5);
1610
1611 /* PLL is protected by panel, make sure we can write it */
1612 if (IS_MOBILE(dev) && !IS_I830(dev))
1613 assert_panel_unlocked(dev_priv, crtc->pipe);
1614
1615 /* Enable DVO 2x clock on both PLLs if necessary */
1616 if (IS_I830(dev) && intel_num_dvo_pipes(dev) > 0) {
1617 /*
1618 * It appears to be important that we don't enable this
1619 * for the current pipe before otherwise configuring the
1620 * PLL. No idea how this should be handled if multiple
1621 * DVO outputs are enabled simultaneosly.
1622 */
1623 dpll |= DPLL_DVO_2X_MODE;
1624 I915_WRITE(DPLL(!crtc->pipe),
1625 I915_READ(DPLL(!crtc->pipe)) | DPLL_DVO_2X_MODE);
1626 }
1627
1628 /* Wait for the clocks to stabilize. */
1629 POSTING_READ(reg);
1630 udelay(150);
1631
1632 if (INTEL_INFO(dev)->gen >= 4) {
1633 I915_WRITE(DPLL_MD(crtc->pipe),
1634 crtc->config->dpll_hw_state.dpll_md);
1635 } else {
1636 /* The pixel multiplier can only be updated once the
1637 * DPLL is enabled and the clocks are stable.
1638 *
1639 * So write it again.
1640 */
1641 I915_WRITE(reg, dpll);
1642 }
1643
1644 /* We do this three times for luck */
1645 I915_WRITE(reg, dpll);
1646 POSTING_READ(reg);
1647 udelay(150); /* wait for warmup */
1648 I915_WRITE(reg, dpll);
1649 POSTING_READ(reg);
1650 udelay(150); /* wait for warmup */
1651 I915_WRITE(reg, dpll);
1652 POSTING_READ(reg);
1653 udelay(150); /* wait for warmup */
1654 }
1655
1656 /**
1657 * i9xx_disable_pll - disable a PLL
1658 * @dev_priv: i915 private structure
1659 * @pipe: pipe PLL to disable
1660 *
1661 * Disable the PLL for @pipe, making sure the pipe is off first.
1662 *
1663 * Note! This is for pre-ILK only.
1664 */
1665 static void i9xx_disable_pll(struct intel_crtc *crtc)
1666 {
1667 struct drm_device *dev = crtc->base.dev;
1668 struct drm_i915_private *dev_priv = dev->dev_private;
1669 enum pipe pipe = crtc->pipe;
1670
1671 /* Disable DVO 2x clock on both PLLs if necessary */
1672 if (IS_I830(dev) &&
1673 intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO) &&
1674 intel_num_dvo_pipes(dev) == 1) {
1675 I915_WRITE(DPLL(PIPE_B),
1676 I915_READ(DPLL(PIPE_B)) & ~DPLL_DVO_2X_MODE);
1677 I915_WRITE(DPLL(PIPE_A),
1678 I915_READ(DPLL(PIPE_A)) & ~DPLL_DVO_2X_MODE);
1679 }
1680
1681 /* Don't disable pipe or pipe PLLs if needed */
1682 if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
1683 (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
1684 return;
1685
1686 /* Make sure the pipe isn't still relying on us */
1687 assert_pipe_disabled(dev_priv, pipe);
1688
1689 I915_WRITE(DPLL(pipe), 0);
1690 POSTING_READ(DPLL(pipe));
1691 }
1692
1693 static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1694 {
1695 u32 val = 0;
1696
1697 /* Make sure the pipe isn't still relying on us */
1698 assert_pipe_disabled(dev_priv, pipe);
1699
1700 /*
1701 * Leave integrated clock source and reference clock enabled for pipe B.
1702 * The latter is needed for VGA hotplug / manual detection.
1703 */
1704 if (pipe == PIPE_B)
1705 val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REFA_CLK_ENABLE_VLV;
1706 I915_WRITE(DPLL(pipe), val);
1707 POSTING_READ(DPLL(pipe));
1708
1709 }
1710
1711 static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1712 {
1713 enum dpio_channel port = vlv_pipe_to_channel(pipe);
1714 u32 val;
1715
1716 /* Make sure the pipe isn't still relying on us */
1717 assert_pipe_disabled(dev_priv, pipe);
1718
1719 /* Set PLL en = 0 */
1720 val = DPLL_SSC_REF_CLOCK_CHV | DPLL_REFA_CLK_ENABLE_VLV;
1721 if (pipe != PIPE_A)
1722 val |= DPLL_INTEGRATED_CRI_CLK_VLV;
1723 I915_WRITE(DPLL(pipe), val);
1724 POSTING_READ(DPLL(pipe));
1725
1726 mutex_lock(&dev_priv->dpio_lock);
1727
1728 /* Disable 10bit clock to display controller */
1729 val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));
1730 val &= ~DPIO_DCLKP_EN;
1731 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val);
1732
1733 /* disable left/right clock distribution */
1734 if (pipe != PIPE_B) {
1735 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0);
1736 val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK);
1737 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val);
1738 } else {
1739 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1);
1740 val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK);
1741 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val);
1742 }
1743
1744 mutex_unlock(&dev_priv->dpio_lock);
1745 }
1746
1747 void vlv_wait_port_ready(struct drm_i915_private *dev_priv,
1748 struct intel_digital_port *dport)
1749 {
1750 u32 port_mask;
1751 int dpll_reg;
1752
1753 switch (dport->port) {
1754 case PORT_B:
1755 port_mask = DPLL_PORTB_READY_MASK;
1756 dpll_reg = DPLL(0);
1757 break;
1758 case PORT_C:
1759 port_mask = DPLL_PORTC_READY_MASK;
1760 dpll_reg = DPLL(0);
1761 break;
1762 case PORT_D:
1763 port_mask = DPLL_PORTD_READY_MASK;
1764 dpll_reg = DPIO_PHY_STATUS;
1765 break;
1766 default:
1767 BUG();
1768 }
1769
1770 if (wait_for((I915_READ(dpll_reg) & port_mask) == 0, 1000))
1771 WARN(1, "timed out waiting for port %c ready: 0x%08x\n",
1772 port_name(dport->port), I915_READ(dpll_reg));
1773 }
1774
1775 static void intel_prepare_shared_dpll(struct intel_crtc *crtc)
1776 {
1777 struct drm_device *dev = crtc->base.dev;
1778 struct drm_i915_private *dev_priv = dev->dev_private;
1779 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
1780
1781 if (WARN_ON(pll == NULL))
1782 return;
1783
1784 WARN_ON(!pll->config.crtc_mask);
1785 if (pll->active == 0) {
1786 DRM_DEBUG_DRIVER("setting up %s\n", pll->name);
1787 WARN_ON(pll->on);
1788 assert_shared_dpll_disabled(dev_priv, pll);
1789
1790 pll->mode_set(dev_priv, pll);
1791 }
1792 }
1793
1794 /**
1795 * intel_enable_shared_dpll - enable PCH PLL
1796 * @dev_priv: i915 private structure
1797 * @pipe: pipe PLL to enable
1798 *
1799 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1800 * drives the transcoder clock.
1801 */
1802 static void intel_enable_shared_dpll(struct intel_crtc *crtc)
1803 {
1804 struct drm_device *dev = crtc->base.dev;
1805 struct drm_i915_private *dev_priv = dev->dev_private;
1806 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
1807
1808 if (WARN_ON(pll == NULL))
1809 return;
1810
1811 if (WARN_ON(pll->config.crtc_mask == 0))
1812 return;
1813
1814 DRM_DEBUG_KMS("enable %s (active %d, on? %d) for crtc %d\n",
1815 pll->name, pll->active, pll->on,
1816 crtc->base.base.id);
1817
1818 if (pll->active++) {
1819 WARN_ON(!pll->on);
1820 assert_shared_dpll_enabled(dev_priv, pll);
1821 return;
1822 }
1823 WARN_ON(pll->on);
1824
1825 intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
1826
1827 DRM_DEBUG_KMS("enabling %s\n", pll->name);
1828 pll->enable(dev_priv, pll);
1829 pll->on = true;
1830 }
1831
1832 static void intel_disable_shared_dpll(struct intel_crtc *crtc)
1833 {
1834 struct drm_device *dev = crtc->base.dev;
1835 struct drm_i915_private *dev_priv = dev->dev_private;
1836 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
1837
1838 /* PCH only available on ILK+ */
1839 BUG_ON(INTEL_INFO(dev)->gen < 5);
1840 if (WARN_ON(pll == NULL))
1841 return;
1842
1843 if (WARN_ON(pll->config.crtc_mask == 0))
1844 return;
1845
1846 DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n",
1847 pll->name, pll->active, pll->on,
1848 crtc->base.base.id);
1849
1850 if (WARN_ON(pll->active == 0)) {
1851 assert_shared_dpll_disabled(dev_priv, pll);
1852 return;
1853 }
1854
1855 assert_shared_dpll_enabled(dev_priv, pll);
1856 WARN_ON(!pll->on);
1857 if (--pll->active)
1858 return;
1859
1860 DRM_DEBUG_KMS("disabling %s\n", pll->name);
1861 pll->disable(dev_priv, pll);
1862 pll->on = false;
1863
1864 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
1865 }
1866
1867 static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1868 enum pipe pipe)
1869 {
1870 struct drm_device *dev = dev_priv->dev;
1871 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
1872 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1873 uint32_t reg, val, pipeconf_val;
1874
1875 /* PCH only available on ILK+ */
1876 BUG_ON(!HAS_PCH_SPLIT(dev));
1877
1878 /* Make sure PCH DPLL is enabled */
1879 assert_shared_dpll_enabled(dev_priv,
1880 intel_crtc_to_shared_dpll(intel_crtc));
1881
1882 /* FDI must be feeding us bits for PCH ports */
1883 assert_fdi_tx_enabled(dev_priv, pipe);
1884 assert_fdi_rx_enabled(dev_priv, pipe);
1885
1886 if (HAS_PCH_CPT(dev)) {
1887 /* Workaround: Set the timing override bit before enabling the
1888 * pch transcoder. */
1889 reg = TRANS_CHICKEN2(pipe);
1890 val = I915_READ(reg);
1891 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1892 I915_WRITE(reg, val);
1893 }
1894
1895 reg = PCH_TRANSCONF(pipe);
1896 val = I915_READ(reg);
1897 pipeconf_val = I915_READ(PIPECONF(pipe));
1898
1899 if (HAS_PCH_IBX(dev_priv->dev)) {
1900 /*
1901 * make the BPC in transcoder be consistent with
1902 * that in pipeconf reg.
1903 */
1904 val &= ~PIPECONF_BPC_MASK;
1905 val |= pipeconf_val & PIPECONF_BPC_MASK;
1906 }
1907
1908 val &= ~TRANS_INTERLACE_MASK;
1909 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
1910 if (HAS_PCH_IBX(dev_priv->dev) &&
1911 intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))
1912 val |= TRANS_LEGACY_INTERLACED_ILK;
1913 else
1914 val |= TRANS_INTERLACED;
1915 else
1916 val |= TRANS_PROGRESSIVE;
1917
1918 I915_WRITE(reg, val | TRANS_ENABLE);
1919 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1920 DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe));
1921 }
1922
1923 static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1924 enum transcoder cpu_transcoder)
1925 {
1926 u32 val, pipeconf_val;
1927
1928 /* PCH only available on ILK+ */
1929 BUG_ON(!HAS_PCH_SPLIT(dev_priv->dev));
1930
1931 /* FDI must be feeding us bits for PCH ports */
1932 assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder);
1933 assert_fdi_rx_enabled(dev_priv, TRANSCODER_A);
1934
1935 /* Workaround: set timing override bit. */
1936 val = I915_READ(_TRANSA_CHICKEN2);
1937 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1938 I915_WRITE(_TRANSA_CHICKEN2, val);
1939
1940 val = TRANS_ENABLE;
1941 pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));
1942
1943 if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) ==
1944 PIPECONF_INTERLACED_ILK)
1945 val |= TRANS_INTERLACED;
1946 else
1947 val |= TRANS_PROGRESSIVE;
1948
1949 I915_WRITE(LPT_TRANSCONF, val);
1950 if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100))
1951 DRM_ERROR("Failed to enable PCH transcoder\n");
1952 }
1953
1954 static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv,
1955 enum pipe pipe)
1956 {
1957 struct drm_device *dev = dev_priv->dev;
1958 uint32_t reg, val;
1959
1960 /* FDI relies on the transcoder */
1961 assert_fdi_tx_disabled(dev_priv, pipe);
1962 assert_fdi_rx_disabled(dev_priv, pipe);
1963
1964 /* Ports must be off as well */
1965 assert_pch_ports_disabled(dev_priv, pipe);
1966
1967 reg = PCH_TRANSCONF(pipe);
1968 val = I915_READ(reg);
1969 val &= ~TRANS_ENABLE;
1970 I915_WRITE(reg, val);
1971 /* wait for PCH transcoder off, transcoder state */
1972 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
1973 DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe));
1974
1975 if (!HAS_PCH_IBX(dev)) {
1976 /* Workaround: Clear the timing override chicken bit again. */
1977 reg = TRANS_CHICKEN2(pipe);
1978 val = I915_READ(reg);
1979 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
1980 I915_WRITE(reg, val);
1981 }
1982 }
1983
1984 static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv)
1985 {
1986 u32 val;
1987
1988 val = I915_READ(LPT_TRANSCONF);
1989 val &= ~TRANS_ENABLE;
1990 I915_WRITE(LPT_TRANSCONF, val);
1991 /* wait for PCH transcoder off, transcoder state */
1992 if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50))
1993 DRM_ERROR("Failed to disable PCH transcoder\n");
1994
1995 /* Workaround: clear timing override bit. */
1996 val = I915_READ(_TRANSA_CHICKEN2);
1997 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
1998 I915_WRITE(_TRANSA_CHICKEN2, val);
1999 }
2000
2001 /**
2002 * intel_enable_pipe - enable a pipe, asserting requirements
2003 * @crtc: crtc responsible for the pipe
2004 *
2005 * Enable @crtc's pipe, making sure that various hardware specific requirements
2006 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
2007 */
2008 static void intel_enable_pipe(struct intel_crtc *crtc)
2009 {
2010 struct drm_device *dev = crtc->base.dev;
2011 struct drm_i915_private *dev_priv = dev->dev_private;
2012 enum pipe pipe = crtc->pipe;
2013 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
2014 pipe);
2015 enum pipe pch_transcoder;
2016 int reg;
2017 u32 val;
2018
2019 assert_planes_disabled(dev_priv, pipe);
2020 assert_cursor_disabled(dev_priv, pipe);
2021 assert_sprites_disabled(dev_priv, pipe);
2022
2023 if (HAS_PCH_LPT(dev_priv->dev))
2024 pch_transcoder = TRANSCODER_A;
2025 else
2026 pch_transcoder = pipe;
2027
2028 /*
2029 * A pipe without a PLL won't actually be able to drive bits from
2030 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
2031 * need the check.
2032 */
2033 if (!HAS_PCH_SPLIT(dev_priv->dev))
2034 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI))
2035 assert_dsi_pll_enabled(dev_priv);
2036 else
2037 assert_pll_enabled(dev_priv, pipe);
2038 else {
2039 if (crtc->config->has_pch_encoder) {
2040 /* if driving the PCH, we need FDI enabled */
2041 assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder);
2042 assert_fdi_tx_pll_enabled(dev_priv,
2043 (enum pipe) cpu_transcoder);
2044 }
2045 /* FIXME: assert CPU port conditions for SNB+ */
2046 }
2047
2048 reg = PIPECONF(cpu_transcoder);
2049 val = I915_READ(reg);
2050 if (val & PIPECONF_ENABLE) {
2051 WARN_ON(!((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
2052 (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)));
2053 return;
2054 }
2055
2056 I915_WRITE(reg, val | PIPECONF_ENABLE);
2057 POSTING_READ(reg);
2058 }
2059
2060 /**
2061 * intel_disable_pipe - disable a pipe, asserting requirements
2062 * @crtc: crtc whose pipes is to be disabled
2063 *
2064 * Disable the pipe of @crtc, making sure that various hardware
2065 * specific requirements are met, if applicable, e.g. plane
2066 * disabled, panel fitter off, etc.
2067 *
2068 * Will wait until the pipe has shut down before returning.
2069 */
2070 static void intel_disable_pipe(struct intel_crtc *crtc)
2071 {
2072 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
2073 enum transcoder cpu_transcoder = crtc->config->cpu_transcoder;
2074 enum pipe pipe = crtc->pipe;
2075 int reg;
2076 u32 val;
2077
2078 /*
2079 * Make sure planes won't keep trying to pump pixels to us,
2080 * or we might hang the display.
2081 */
2082 assert_planes_disabled(dev_priv, pipe);
2083 assert_cursor_disabled(dev_priv, pipe);
2084 assert_sprites_disabled(dev_priv, pipe);
2085
2086 reg = PIPECONF(cpu_transcoder);
2087 val = I915_READ(reg);
2088 if ((val & PIPECONF_ENABLE) == 0)
2089 return;
2090
2091 /*
2092 * Double wide has implications for planes
2093 * so best keep it disabled when not needed.
2094 */
2095 if (crtc->config->double_wide)
2096 val &= ~PIPECONF_DOUBLE_WIDE;
2097
2098 /* Don't disable pipe or pipe PLLs if needed */
2099 if (!(pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) &&
2100 !(pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
2101 val &= ~PIPECONF_ENABLE;
2102
2103 I915_WRITE(reg, val);
2104 if ((val & PIPECONF_ENABLE) == 0)
2105 intel_wait_for_pipe_off(crtc);
2106 }
2107
2108 /*
2109 * Plane regs are double buffered, going from enabled->disabled needs a
2110 * trigger in order to latch. The display address reg provides this.
2111 */
2112 void intel_flush_primary_plane(struct drm_i915_private *dev_priv,
2113 enum plane plane)
2114 {
2115 struct drm_device *dev = dev_priv->dev;
2116 u32 reg = INTEL_INFO(dev)->gen >= 4 ? DSPSURF(plane) : DSPADDR(plane);
2117
2118 I915_WRITE(reg, I915_READ(reg));
2119 POSTING_READ(reg);
2120 }
2121
2122 /**
2123 * intel_enable_primary_hw_plane - enable the primary plane on a given pipe
2124 * @plane: plane to be enabled
2125 * @crtc: crtc for the plane
2126 *
2127 * Enable @plane on @crtc, making sure that the pipe is running first.
2128 */
2129 static void intel_enable_primary_hw_plane(struct drm_plane *plane,
2130 struct drm_crtc *crtc)
2131 {
2132 struct drm_device *dev = plane->dev;
2133 struct drm_i915_private *dev_priv = dev->dev_private;
2134 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2135
2136 /* If the pipe isn't enabled, we can't pump pixels and may hang */
2137 assert_pipe_enabled(dev_priv, intel_crtc->pipe);
2138
2139 if (intel_crtc->primary_enabled)
2140 return;
2141
2142 intel_crtc->primary_enabled = true;
2143
2144 dev_priv->display.update_primary_plane(crtc, plane->fb,
2145 crtc->x, crtc->y);
2146
2147 /*
2148 * BDW signals flip done immediately if the plane
2149 * is disabled, even if the plane enable is already
2150 * armed to occur at the next vblank :(
2151 */
2152 if (IS_BROADWELL(dev))
2153 intel_wait_for_vblank(dev, intel_crtc->pipe);
2154 }
2155
2156 /**
2157 * intel_disable_primary_hw_plane - disable the primary hardware plane
2158 * @plane: plane to be disabled
2159 * @crtc: crtc for the plane
2160 *
2161 * Disable @plane on @crtc, making sure that the pipe is running first.
2162 */
2163 static void intel_disable_primary_hw_plane(struct drm_plane *plane,
2164 struct drm_crtc *crtc)
2165 {
2166 struct drm_device *dev = plane->dev;
2167 struct drm_i915_private *dev_priv = dev->dev_private;
2168 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2169
2170 if (WARN_ON(!intel_crtc->active))
2171 return;
2172
2173 if (!intel_crtc->primary_enabled)
2174 return;
2175
2176 intel_crtc->primary_enabled = false;
2177
2178 dev_priv->display.update_primary_plane(crtc, plane->fb,
2179 crtc->x, crtc->y);
2180 }
2181
2182 static bool need_vtd_wa(struct drm_device *dev)
2183 {
2184 #ifdef CONFIG_INTEL_IOMMU
2185 if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped)
2186 return true;
2187 #endif
2188 return false;
2189 }
2190
2191 static int intel_align_height(struct drm_device *dev, int height, bool tiled)
2192 {
2193 int tile_height;
2194
2195 tile_height = tiled ? (IS_GEN2(dev) ? 16 : 8) : 1;
2196 return ALIGN(height, tile_height);
2197 }
2198
2199 int
2200 intel_pin_and_fence_fb_obj(struct drm_plane *plane,
2201 struct drm_framebuffer *fb,
2202 struct intel_engine_cs *pipelined)
2203 {
2204 struct drm_device *dev = fb->dev;
2205 struct drm_i915_private *dev_priv = dev->dev_private;
2206 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
2207 u32 alignment;
2208 int ret;
2209
2210 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
2211
2212 switch (obj->tiling_mode) {
2213 case I915_TILING_NONE:
2214 if (INTEL_INFO(dev)->gen >= 9)
2215 alignment = 256 * 1024;
2216 else if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
2217 alignment = 128 * 1024;
2218 else if (INTEL_INFO(dev)->gen >= 4)
2219 alignment = 4 * 1024;
2220 else
2221 alignment = 64 * 1024;
2222 break;
2223 case I915_TILING_X:
2224 if (INTEL_INFO(dev)->gen >= 9)
2225 alignment = 256 * 1024;
2226 else {
2227 /* pin() will align the object as required by fence */
2228 alignment = 0;
2229 }
2230 break;
2231 case I915_TILING_Y:
2232 WARN(1, "Y tiled bo slipped through, driver bug!\n");
2233 return -EINVAL;
2234 default:
2235 BUG();
2236 }
2237
2238 /* Note that the w/a also requires 64 PTE of padding following the
2239 * bo. We currently fill all unused PTE with the shadow page and so
2240 * we should always have valid PTE following the scanout preventing
2241 * the VT-d warning.
2242 */
2243 if (need_vtd_wa(dev) && alignment < 256 * 1024)
2244 alignment = 256 * 1024;
2245
2246 /*
2247 * Global gtt pte registers are special registers which actually forward
2248 * writes to a chunk of system memory. Which means that there is no risk
2249 * that the register values disappear as soon as we call
2250 * intel_runtime_pm_put(), so it is correct to wrap only the
2251 * pin/unpin/fence and not more.
2252 */
2253 intel_runtime_pm_get(dev_priv);
2254
2255 dev_priv->mm.interruptible = false;
2256 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
2257 if (ret)
2258 goto err_interruptible;
2259
2260 /* Install a fence for tiled scan-out. Pre-i965 always needs a
2261 * fence, whereas 965+ only requires a fence if using
2262 * framebuffer compression. For simplicity, we always install
2263 * a fence as the cost is not that onerous.
2264 */
2265 ret = i915_gem_object_get_fence(obj);
2266 if (ret)
2267 goto err_unpin;
2268
2269 i915_gem_object_pin_fence(obj);
2270
2271 dev_priv->mm.interruptible = true;
2272 intel_runtime_pm_put(dev_priv);
2273 return 0;
2274
2275 err_unpin:
2276 i915_gem_object_unpin_from_display_plane(obj);
2277 err_interruptible:
2278 dev_priv->mm.interruptible = true;
2279 intel_runtime_pm_put(dev_priv);
2280 return ret;
2281 }
2282
2283 void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
2284 {
2285 WARN_ON(!mutex_is_locked(&obj->base.dev->struct_mutex));
2286
2287 i915_gem_object_unpin_fence(obj);
2288 i915_gem_object_unpin_from_display_plane(obj);
2289 }
2290
2291 /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
2292 * is assumed to be a power-of-two. */
2293 unsigned long intel_gen4_compute_page_offset(int *x, int *y,
2294 unsigned int tiling_mode,
2295 unsigned int cpp,
2296 unsigned int pitch)
2297 {
2298 if (tiling_mode != I915_TILING_NONE) {
2299 unsigned int tile_rows, tiles;
2300
2301 tile_rows = *y / 8;
2302 *y %= 8;
2303
2304 tiles = *x / (512/cpp);
2305 *x %= 512/cpp;
2306
2307 return tile_rows * pitch * 8 + tiles * 4096;
2308 } else {
2309 unsigned int offset;
2310
2311 offset = *y * pitch + *x * cpp;
2312 *y = 0;
2313 *x = (offset & 4095) / cpp;
2314 return offset & -4096;
2315 }
2316 }
2317
2318 int intel_format_to_fourcc(int format)
2319 {
2320 switch (format) {
2321 case DISPPLANE_8BPP:
2322 return DRM_FORMAT_C8;
2323 case DISPPLANE_BGRX555:
2324 return DRM_FORMAT_XRGB1555;
2325 case DISPPLANE_BGRX565:
2326 return DRM_FORMAT_RGB565;
2327 default:
2328 case DISPPLANE_BGRX888:
2329 return DRM_FORMAT_XRGB8888;
2330 case DISPPLANE_RGBX888:
2331 return DRM_FORMAT_XBGR8888;
2332 case DISPPLANE_BGRX101010:
2333 return DRM_FORMAT_XRGB2101010;
2334 case DISPPLANE_RGBX101010:
2335 return DRM_FORMAT_XBGR2101010;
2336 }
2337 }
2338
2339 static bool intel_alloc_plane_obj(struct intel_crtc *crtc,
2340 struct intel_plane_config *plane_config)
2341 {
2342 struct drm_device *dev = crtc->base.dev;
2343 struct drm_i915_gem_object *obj = NULL;
2344 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
2345 u32 base = plane_config->base;
2346
2347 if (plane_config->size == 0)
2348 return false;
2349
2350 obj = i915_gem_object_create_stolen_for_preallocated(dev, base, base,
2351 plane_config->size);
2352 if (!obj)
2353 return false;
2354
2355 if (plane_config->tiled) {
2356 obj->tiling_mode = I915_TILING_X;
2357 obj->stride = crtc->base.primary->fb->pitches[0];
2358 }
2359
2360 mode_cmd.pixel_format = crtc->base.primary->fb->pixel_format;
2361 mode_cmd.width = crtc->base.primary->fb->width;
2362 mode_cmd.height = crtc->base.primary->fb->height;
2363 mode_cmd.pitches[0] = crtc->base.primary->fb->pitches[0];
2364
2365 mutex_lock(&dev->struct_mutex);
2366
2367 if (intel_framebuffer_init(dev, to_intel_framebuffer(crtc->base.primary->fb),
2368 &mode_cmd, obj)) {
2369 DRM_DEBUG_KMS("intel fb init failed\n");
2370 goto out_unref_obj;
2371 }
2372
2373 obj->frontbuffer_bits = INTEL_FRONTBUFFER_PRIMARY(crtc->pipe);
2374 mutex_unlock(&dev->struct_mutex);
2375
2376 DRM_DEBUG_KMS("plane fb obj %p\n", obj);
2377 return true;
2378
2379 out_unref_obj:
2380 drm_gem_object_unreference(&obj->base);
2381 mutex_unlock(&dev->struct_mutex);
2382 return false;
2383 }
2384
2385 static void intel_find_plane_obj(struct intel_crtc *intel_crtc,
2386 struct intel_plane_config *plane_config)
2387 {
2388 struct drm_device *dev = intel_crtc->base.dev;
2389 struct drm_i915_private *dev_priv = dev->dev_private;
2390 struct drm_crtc *c;
2391 struct intel_crtc *i;
2392 struct drm_i915_gem_object *obj;
2393
2394 if (!intel_crtc->base.primary->fb)
2395 return;
2396
2397 if (intel_alloc_plane_obj(intel_crtc, plane_config))
2398 return;
2399
2400 kfree(intel_crtc->base.primary->fb);
2401 intel_crtc->base.primary->fb = NULL;
2402
2403 /*
2404 * Failed to alloc the obj, check to see if we should share
2405 * an fb with another CRTC instead
2406 */
2407 for_each_crtc(dev, c) {
2408 i = to_intel_crtc(c);
2409
2410 if (c == &intel_crtc->base)
2411 continue;
2412
2413 if (!i->active)
2414 continue;
2415
2416 obj = intel_fb_obj(c->primary->fb);
2417 if (obj == NULL)
2418 continue;
2419
2420 if (i915_gem_obj_ggtt_offset(obj) == plane_config->base) {
2421 if (obj->tiling_mode != I915_TILING_NONE)
2422 dev_priv->preserve_bios_swizzle = true;
2423
2424 drm_framebuffer_reference(c->primary->fb);
2425 intel_crtc->base.primary->fb = c->primary->fb;
2426 obj->frontbuffer_bits |= INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe);
2427 break;
2428 }
2429 }
2430 }
2431
2432 static void i9xx_update_primary_plane(struct drm_crtc *crtc,
2433 struct drm_framebuffer *fb,
2434 int x, int y)
2435 {
2436 struct drm_device *dev = crtc->dev;
2437 struct drm_i915_private *dev_priv = dev->dev_private;
2438 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2439 struct drm_i915_gem_object *obj;
2440 int plane = intel_crtc->plane;
2441 unsigned long linear_offset;
2442 u32 dspcntr;
2443 u32 reg = DSPCNTR(plane);
2444 int pixel_size;
2445
2446 if (!intel_crtc->primary_enabled) {
2447 I915_WRITE(reg, 0);
2448 if (INTEL_INFO(dev)->gen >= 4)
2449 I915_WRITE(DSPSURF(plane), 0);
2450 else
2451 I915_WRITE(DSPADDR(plane), 0);
2452 POSTING_READ(reg);
2453 return;
2454 }
2455
2456 obj = intel_fb_obj(fb);
2457 if (WARN_ON(obj == NULL))
2458 return;
2459
2460 pixel_size = drm_format_plane_cpp(fb->pixel_format, 0);
2461
2462 dspcntr = DISPPLANE_GAMMA_ENABLE;
2463
2464 dspcntr |= DISPLAY_PLANE_ENABLE;
2465
2466 if (INTEL_INFO(dev)->gen < 4) {
2467 if (intel_crtc->pipe == PIPE_B)
2468 dspcntr |= DISPPLANE_SEL_PIPE_B;
2469
2470 /* pipesrc and dspsize control the size that is scaled from,
2471 * which should always be the user's requested size.
2472 */
2473 I915_WRITE(DSPSIZE(plane),
2474 ((intel_crtc->config->pipe_src_h - 1) << 16) |
2475 (intel_crtc->config->pipe_src_w - 1));
2476 I915_WRITE(DSPPOS(plane), 0);
2477 } else if (IS_CHERRYVIEW(dev) && plane == PLANE_B) {
2478 I915_WRITE(PRIMSIZE(plane),
2479 ((intel_crtc->config->pipe_src_h - 1) << 16) |
2480 (intel_crtc->config->pipe_src_w - 1));
2481 I915_WRITE(PRIMPOS(plane), 0);
2482 I915_WRITE(PRIMCNSTALPHA(plane), 0);
2483 }
2484
2485 switch (fb->pixel_format) {
2486 case DRM_FORMAT_C8:
2487 dspcntr |= DISPPLANE_8BPP;
2488 break;
2489 case DRM_FORMAT_XRGB1555:
2490 case DRM_FORMAT_ARGB1555:
2491 dspcntr |= DISPPLANE_BGRX555;
2492 break;
2493 case DRM_FORMAT_RGB565:
2494 dspcntr |= DISPPLANE_BGRX565;
2495 break;
2496 case DRM_FORMAT_XRGB8888:
2497 case DRM_FORMAT_ARGB8888:
2498 dspcntr |= DISPPLANE_BGRX888;
2499 break;
2500 case DRM_FORMAT_XBGR8888:
2501 case DRM_FORMAT_ABGR8888:
2502 dspcntr |= DISPPLANE_RGBX888;
2503 break;
2504 case DRM_FORMAT_XRGB2101010:
2505 case DRM_FORMAT_ARGB2101010:
2506 dspcntr |= DISPPLANE_BGRX101010;
2507 break;
2508 case DRM_FORMAT_XBGR2101010:
2509 case DRM_FORMAT_ABGR2101010:
2510 dspcntr |= DISPPLANE_RGBX101010;
2511 break;
2512 default:
2513 BUG();
2514 }
2515
2516 if (INTEL_INFO(dev)->gen >= 4 &&
2517 obj->tiling_mode != I915_TILING_NONE)
2518 dspcntr |= DISPPLANE_TILED;
2519
2520 if (IS_G4X(dev))
2521 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2522
2523 linear_offset = y * fb->pitches[0] + x * pixel_size;
2524
2525 if (INTEL_INFO(dev)->gen >= 4) {
2526 intel_crtc->dspaddr_offset =
2527 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2528 pixel_size,
2529 fb->pitches[0]);
2530 linear_offset -= intel_crtc->dspaddr_offset;
2531 } else {
2532 intel_crtc->dspaddr_offset = linear_offset;
2533 }
2534
2535 if (to_intel_plane(crtc->primary)->rotation == BIT(DRM_ROTATE_180)) {
2536 dspcntr |= DISPPLANE_ROTATE_180;
2537
2538 x += (intel_crtc->config->pipe_src_w - 1);
2539 y += (intel_crtc->config->pipe_src_h - 1);
2540
2541 /* Finding the last pixel of the last line of the display
2542 data and adding to linear_offset*/
2543 linear_offset +=
2544 (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] +
2545 (intel_crtc->config->pipe_src_w - 1) * pixel_size;
2546 }
2547
2548 I915_WRITE(reg, dspcntr);
2549
2550 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2551 i915_gem_obj_ggtt_offset(obj), linear_offset, x, y,
2552 fb->pitches[0]);
2553 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
2554 if (INTEL_INFO(dev)->gen >= 4) {
2555 I915_WRITE(DSPSURF(plane),
2556 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
2557 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2558 I915_WRITE(DSPLINOFF(plane), linear_offset);
2559 } else
2560 I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset);
2561 POSTING_READ(reg);
2562 }
2563
2564 static void ironlake_update_primary_plane(struct drm_crtc *crtc,
2565 struct drm_framebuffer *fb,
2566 int x, int y)
2567 {
2568 struct drm_device *dev = crtc->dev;
2569 struct drm_i915_private *dev_priv = dev->dev_private;
2570 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2571 struct drm_i915_gem_object *obj;
2572 int plane = intel_crtc->plane;
2573 unsigned long linear_offset;
2574 u32 dspcntr;
2575 u32 reg = DSPCNTR(plane);
2576 int pixel_size;
2577
2578 if (!intel_crtc->primary_enabled) {
2579 I915_WRITE(reg, 0);
2580 I915_WRITE(DSPSURF(plane), 0);
2581 POSTING_READ(reg);
2582 return;
2583 }
2584
2585 obj = intel_fb_obj(fb);
2586 if (WARN_ON(obj == NULL))
2587 return;
2588
2589 pixel_size = drm_format_plane_cpp(fb->pixel_format, 0);
2590
2591 dspcntr = DISPPLANE_GAMMA_ENABLE;
2592
2593 dspcntr |= DISPLAY_PLANE_ENABLE;
2594
2595 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
2596 dspcntr |= DISPPLANE_PIPE_CSC_ENABLE;
2597
2598 switch (fb->pixel_format) {
2599 case DRM_FORMAT_C8:
2600 dspcntr |= DISPPLANE_8BPP;
2601 break;
2602 case DRM_FORMAT_RGB565:
2603 dspcntr |= DISPPLANE_BGRX565;
2604 break;
2605 case DRM_FORMAT_XRGB8888:
2606 case DRM_FORMAT_ARGB8888:
2607 dspcntr |= DISPPLANE_BGRX888;
2608 break;
2609 case DRM_FORMAT_XBGR8888:
2610 case DRM_FORMAT_ABGR8888:
2611 dspcntr |= DISPPLANE_RGBX888;
2612 break;
2613 case DRM_FORMAT_XRGB2101010:
2614 case DRM_FORMAT_ARGB2101010:
2615 dspcntr |= DISPPLANE_BGRX101010;
2616 break;
2617 case DRM_FORMAT_XBGR2101010:
2618 case DRM_FORMAT_ABGR2101010:
2619 dspcntr |= DISPPLANE_RGBX101010;
2620 break;
2621 default:
2622 BUG();
2623 }
2624
2625 if (obj->tiling_mode != I915_TILING_NONE)
2626 dspcntr |= DISPPLANE_TILED;
2627
2628 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev))
2629 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2630
2631 linear_offset = y * fb->pitches[0] + x * pixel_size;
2632 intel_crtc->dspaddr_offset =
2633 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2634 pixel_size,
2635 fb->pitches[0]);
2636 linear_offset -= intel_crtc->dspaddr_offset;
2637 if (to_intel_plane(crtc->primary)->rotation == BIT(DRM_ROTATE_180)) {
2638 dspcntr |= DISPPLANE_ROTATE_180;
2639
2640 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) {
2641 x += (intel_crtc->config->pipe_src_w - 1);
2642 y += (intel_crtc->config->pipe_src_h - 1);
2643
2644 /* Finding the last pixel of the last line of the display
2645 data and adding to linear_offset*/
2646 linear_offset +=
2647 (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] +
2648 (intel_crtc->config->pipe_src_w - 1) * pixel_size;
2649 }
2650 }
2651
2652 I915_WRITE(reg, dspcntr);
2653
2654 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2655 i915_gem_obj_ggtt_offset(obj), linear_offset, x, y,
2656 fb->pitches[0]);
2657 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
2658 I915_WRITE(DSPSURF(plane),
2659 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
2660 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
2661 I915_WRITE(DSPOFFSET(plane), (y << 16) | x);
2662 } else {
2663 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2664 I915_WRITE(DSPLINOFF(plane), linear_offset);
2665 }
2666 POSTING_READ(reg);
2667 }
2668
2669 static void skylake_update_primary_plane(struct drm_crtc *crtc,
2670 struct drm_framebuffer *fb,
2671 int x, int y)
2672 {
2673 struct drm_device *dev = crtc->dev;
2674 struct drm_i915_private *dev_priv = dev->dev_private;
2675 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2676 struct intel_framebuffer *intel_fb;
2677 struct drm_i915_gem_object *obj;
2678 int pipe = intel_crtc->pipe;
2679 u32 plane_ctl, stride;
2680
2681 if (!intel_crtc->primary_enabled) {
2682 I915_WRITE(PLANE_CTL(pipe, 0), 0);
2683 I915_WRITE(PLANE_SURF(pipe, 0), 0);
2684 POSTING_READ(PLANE_CTL(pipe, 0));
2685 return;
2686 }
2687
2688 plane_ctl = PLANE_CTL_ENABLE |
2689 PLANE_CTL_PIPE_GAMMA_ENABLE |
2690 PLANE_CTL_PIPE_CSC_ENABLE;
2691
2692 switch (fb->pixel_format) {
2693 case DRM_FORMAT_RGB565:
2694 plane_ctl |= PLANE_CTL_FORMAT_RGB_565;
2695 break;
2696 case DRM_FORMAT_XRGB8888:
2697 plane_ctl |= PLANE_CTL_FORMAT_XRGB_8888;
2698 break;
2699 case DRM_FORMAT_XBGR8888:
2700 plane_ctl |= PLANE_CTL_ORDER_RGBX;
2701 plane_ctl |= PLANE_CTL_FORMAT_XRGB_8888;
2702 break;
2703 case DRM_FORMAT_XRGB2101010:
2704 plane_ctl |= PLANE_CTL_FORMAT_XRGB_2101010;
2705 break;
2706 case DRM_FORMAT_XBGR2101010:
2707 plane_ctl |= PLANE_CTL_ORDER_RGBX;
2708 plane_ctl |= PLANE_CTL_FORMAT_XRGB_2101010;
2709 break;
2710 default:
2711 BUG();
2712 }
2713
2714 intel_fb = to_intel_framebuffer(fb);
2715 obj = intel_fb->obj;
2716
2717 /*
2718 * The stride is either expressed as a multiple of 64 bytes chunks for
2719 * linear buffers or in number of tiles for tiled buffers.
2720 */
2721 switch (obj->tiling_mode) {
2722 case I915_TILING_NONE:
2723 stride = fb->pitches[0] >> 6;
2724 break;
2725 case I915_TILING_X:
2726 plane_ctl |= PLANE_CTL_TILED_X;
2727 stride = fb->pitches[0] >> 9;
2728 break;
2729 default:
2730 BUG();
2731 }
2732
2733 plane_ctl |= PLANE_CTL_PLANE_GAMMA_DISABLE;
2734 if (to_intel_plane(crtc->primary)->rotation == BIT(DRM_ROTATE_180))
2735 plane_ctl |= PLANE_CTL_ROTATE_180;
2736
2737 I915_WRITE(PLANE_CTL(pipe, 0), plane_ctl);
2738
2739 DRM_DEBUG_KMS("Writing base %08lX %d,%d,%d,%d pitch=%d\n",
2740 i915_gem_obj_ggtt_offset(obj),
2741 x, y, fb->width, fb->height,
2742 fb->pitches[0]);
2743
2744 I915_WRITE(PLANE_POS(pipe, 0), 0);
2745 I915_WRITE(PLANE_OFFSET(pipe, 0), (y << 16) | x);
2746 I915_WRITE(PLANE_SIZE(pipe, 0),
2747 (intel_crtc->config->pipe_src_h - 1) << 16 |
2748 (intel_crtc->config->pipe_src_w - 1));
2749 I915_WRITE(PLANE_STRIDE(pipe, 0), stride);
2750 I915_WRITE(PLANE_SURF(pipe, 0), i915_gem_obj_ggtt_offset(obj));
2751
2752 POSTING_READ(PLANE_SURF(pipe, 0));
2753 }
2754
2755 /* Assume fb object is pinned & idle & fenced and just update base pointers */
2756 static int
2757 intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2758 int x, int y, enum mode_set_atomic state)
2759 {
2760 struct drm_device *dev = crtc->dev;
2761 struct drm_i915_private *dev_priv = dev->dev_private;
2762
2763 if (dev_priv->display.disable_fbc)
2764 dev_priv->display.disable_fbc(dev);
2765
2766 dev_priv->display.update_primary_plane(crtc, fb, x, y);
2767
2768 return 0;
2769 }
2770
2771 static void intel_complete_page_flips(struct drm_device *dev)
2772 {
2773 struct drm_crtc *crtc;
2774
2775 for_each_crtc(dev, crtc) {
2776 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2777 enum plane plane = intel_crtc->plane;
2778
2779 intel_prepare_page_flip(dev, plane);
2780 intel_finish_page_flip_plane(dev, plane);
2781 }
2782 }
2783
2784 static void intel_update_primary_planes(struct drm_device *dev)
2785 {
2786 struct drm_i915_private *dev_priv = dev->dev_private;
2787 struct drm_crtc *crtc;
2788
2789 for_each_crtc(dev, crtc) {
2790 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2791
2792 drm_modeset_lock(&crtc->mutex, NULL);
2793 /*
2794 * FIXME: Once we have proper support for primary planes (and
2795 * disabling them without disabling the entire crtc) allow again
2796 * a NULL crtc->primary->fb.
2797 */
2798 if (intel_crtc->active && crtc->primary->fb)
2799 dev_priv->display.update_primary_plane(crtc,
2800 crtc->primary->fb,
2801 crtc->x,
2802 crtc->y);
2803 drm_modeset_unlock(&crtc->mutex);
2804 }
2805 }
2806
2807 void intel_prepare_reset(struct drm_device *dev)
2808 {
2809 struct drm_i915_private *dev_priv = to_i915(dev);
2810 struct intel_crtc *crtc;
2811
2812 /* no reset support for gen2 */
2813 if (IS_GEN2(dev))
2814 return;
2815
2816 /* reset doesn't touch the display */
2817 if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev))
2818 return;
2819
2820 drm_modeset_lock_all(dev);
2821
2822 /*
2823 * Disabling the crtcs gracefully seems nicer. Also the
2824 * g33 docs say we should at least disable all the planes.
2825 */
2826 for_each_intel_crtc(dev, crtc) {
2827 if (crtc->active)
2828 dev_priv->display.crtc_disable(&crtc->base);
2829 }
2830 }
2831
2832 void intel_finish_reset(struct drm_device *dev)
2833 {
2834 struct drm_i915_private *dev_priv = to_i915(dev);
2835
2836 /*
2837 * Flips in the rings will be nuked by the reset,
2838 * so complete all pending flips so that user space
2839 * will get its events and not get stuck.
2840 */
2841 intel_complete_page_flips(dev);
2842
2843 /* no reset support for gen2 */
2844 if (IS_GEN2(dev))
2845 return;
2846
2847 /* reset doesn't touch the display */
2848 if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) {
2849 /*
2850 * Flips in the rings have been nuked by the reset,
2851 * so update the base address of all primary
2852 * planes to the the last fb to make sure we're
2853 * showing the correct fb after a reset.
2854 */
2855 intel_update_primary_planes(dev);
2856 return;
2857 }
2858
2859 /*
2860 * The display has been reset as well,
2861 * so need a full re-initialization.
2862 */
2863 intel_runtime_pm_disable_interrupts(dev_priv);
2864 intel_runtime_pm_enable_interrupts(dev_priv);
2865
2866 intel_modeset_init_hw(dev);
2867
2868 spin_lock_irq(&dev_priv->irq_lock);
2869 if (dev_priv->display.hpd_irq_setup)
2870 dev_priv->display.hpd_irq_setup(dev);
2871 spin_unlock_irq(&dev_priv->irq_lock);
2872
2873 intel_modeset_setup_hw_state(dev, true);
2874
2875 intel_hpd_init(dev_priv);
2876
2877 drm_modeset_unlock_all(dev);
2878 }
2879
2880 static int
2881 intel_finish_fb(struct drm_framebuffer *old_fb)
2882 {
2883 struct drm_i915_gem_object *obj = intel_fb_obj(old_fb);
2884 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2885 bool was_interruptible = dev_priv->mm.interruptible;
2886 int ret;
2887
2888 /* Big Hammer, we also need to ensure that any pending
2889 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2890 * current scanout is retired before unpinning the old
2891 * framebuffer.
2892 *
2893 * This should only fail upon a hung GPU, in which case we
2894 * can safely continue.
2895 */
2896 dev_priv->mm.interruptible = false;
2897 ret = i915_gem_object_finish_gpu(obj);
2898 dev_priv->mm.interruptible = was_interruptible;
2899
2900 return ret;
2901 }
2902
2903 static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc)
2904 {
2905 struct drm_device *dev = crtc->dev;
2906 struct drm_i915_private *dev_priv = dev->dev_private;
2907 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2908 bool pending;
2909
2910 if (i915_reset_in_progress(&dev_priv->gpu_error) ||
2911 intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter))
2912 return false;
2913
2914 spin_lock_irq(&dev->event_lock);
2915 pending = to_intel_crtc(crtc)->unpin_work != NULL;
2916 spin_unlock_irq(&dev->event_lock);
2917
2918 return pending;
2919 }
2920
2921 static void intel_update_pipe_size(struct intel_crtc *crtc)
2922 {
2923 struct drm_device *dev = crtc->base.dev;
2924 struct drm_i915_private *dev_priv = dev->dev_private;
2925 const struct drm_display_mode *adjusted_mode;
2926
2927 if (!i915.fastboot)
2928 return;
2929
2930 /*
2931 * Update pipe size and adjust fitter if needed: the reason for this is
2932 * that in compute_mode_changes we check the native mode (not the pfit
2933 * mode) to see if we can flip rather than do a full mode set. In the
2934 * fastboot case, we'll flip, but if we don't update the pipesrc and
2935 * pfit state, we'll end up with a big fb scanned out into the wrong
2936 * sized surface.
2937 *
2938 * To fix this properly, we need to hoist the checks up into
2939 * compute_mode_changes (or above), check the actual pfit state and
2940 * whether the platform allows pfit disable with pipe active, and only
2941 * then update the pipesrc and pfit state, even on the flip path.
2942 */
2943
2944 adjusted_mode = &crtc->config->base.adjusted_mode;
2945
2946 I915_WRITE(PIPESRC(crtc->pipe),
2947 ((adjusted_mode->crtc_hdisplay - 1) << 16) |
2948 (adjusted_mode->crtc_vdisplay - 1));
2949 if (!crtc->config->pch_pfit.enabled &&
2950 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) ||
2951 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
2952 I915_WRITE(PF_CTL(crtc->pipe), 0);
2953 I915_WRITE(PF_WIN_POS(crtc->pipe), 0);
2954 I915_WRITE(PF_WIN_SZ(crtc->pipe), 0);
2955 }
2956 crtc->config->pipe_src_w = adjusted_mode->crtc_hdisplay;
2957 crtc->config->pipe_src_h = adjusted_mode->crtc_vdisplay;
2958 }
2959
2960 static void intel_fdi_normal_train(struct drm_crtc *crtc)
2961 {
2962 struct drm_device *dev = crtc->dev;
2963 struct drm_i915_private *dev_priv = dev->dev_private;
2964 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2965 int pipe = intel_crtc->pipe;
2966 u32 reg, temp;
2967
2968 /* enable normal train */
2969 reg = FDI_TX_CTL(pipe);
2970 temp = I915_READ(reg);
2971 if (IS_IVYBRIDGE(dev)) {
2972 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2973 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
2974 } else {
2975 temp &= ~FDI_LINK_TRAIN_NONE;
2976 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
2977 }
2978 I915_WRITE(reg, temp);
2979
2980 reg = FDI_RX_CTL(pipe);
2981 temp = I915_READ(reg);
2982 if (HAS_PCH_CPT(dev)) {
2983 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2984 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2985 } else {
2986 temp &= ~FDI_LINK_TRAIN_NONE;
2987 temp |= FDI_LINK_TRAIN_NONE;
2988 }
2989 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2990
2991 /* wait one idle pattern time */
2992 POSTING_READ(reg);
2993 udelay(1000);
2994
2995 /* IVB wants error correction enabled */
2996 if (IS_IVYBRIDGE(dev))
2997 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2998 FDI_FE_ERRC_ENABLE);
2999 }
3000
3001 static bool pipe_has_enabled_pch(struct intel_crtc *crtc)
3002 {
3003 return crtc->base.enabled && crtc->active &&
3004 crtc->config->has_pch_encoder;
3005 }
3006
3007 static void ivb_modeset_global_resources(struct drm_device *dev)
3008 {
3009 struct drm_i915_private *dev_priv = dev->dev_private;
3010 struct intel_crtc *pipe_B_crtc =
3011 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
3012 struct intel_crtc *pipe_C_crtc =
3013 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]);
3014 uint32_t temp;
3015
3016 /*
3017 * When everything is off disable fdi C so that we could enable fdi B
3018 * with all lanes. Note that we don't care about enabled pipes without
3019 * an enabled pch encoder.
3020 */
3021 if (!pipe_has_enabled_pch(pipe_B_crtc) &&
3022 !pipe_has_enabled_pch(pipe_C_crtc)) {
3023 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
3024 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
3025
3026 temp = I915_READ(SOUTH_CHICKEN1);
3027 temp &= ~FDI_BC_BIFURCATION_SELECT;
3028 DRM_DEBUG_KMS("disabling fdi C rx\n");
3029 I915_WRITE(SOUTH_CHICKEN1, temp);
3030 }
3031 }
3032
3033 /* The FDI link training functions for ILK/Ibexpeak. */
3034 static void ironlake_fdi_link_train(struct drm_crtc *crtc)
3035 {
3036 struct drm_device *dev = crtc->dev;
3037 struct drm_i915_private *dev_priv = dev->dev_private;
3038 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3039 int pipe = intel_crtc->pipe;
3040 u32 reg, temp, tries;
3041
3042 /* FDI needs bits from pipe first */
3043 assert_pipe_enabled(dev_priv, pipe);
3044
3045 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3046 for train result */
3047 reg = FDI_RX_IMR(pipe);
3048 temp = I915_READ(reg);
3049 temp &= ~FDI_RX_SYMBOL_LOCK;
3050 temp &= ~FDI_RX_BIT_LOCK;
3051 I915_WRITE(reg, temp);
3052 I915_READ(reg);
3053 udelay(150);
3054
3055 /* enable CPU FDI TX and PCH FDI RX */
3056 reg = FDI_TX_CTL(pipe);
3057 temp = I915_READ(reg);
3058 temp &= ~FDI_DP_PORT_WIDTH_MASK;
3059 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes);
3060 temp &= ~FDI_LINK_TRAIN_NONE;
3061 temp |= FDI_LINK_TRAIN_PATTERN_1;
3062 I915_WRITE(reg, temp | FDI_TX_ENABLE);
3063
3064 reg = FDI_RX_CTL(pipe);
3065 temp = I915_READ(reg);
3066 temp &= ~FDI_LINK_TRAIN_NONE;
3067 temp |= FDI_LINK_TRAIN_PATTERN_1;
3068 I915_WRITE(reg, temp | FDI_RX_ENABLE);
3069
3070 POSTING_READ(reg);
3071 udelay(150);
3072
3073 /* Ironlake workaround, enable clock pointer after FDI enable*/
3074 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
3075 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
3076 FDI_RX_PHASE_SYNC_POINTER_EN);
3077
3078 reg = FDI_RX_IIR(pipe);
3079 for (tries = 0; tries < 5; tries++) {
3080 temp = I915_READ(reg);
3081 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3082
3083 if ((temp & FDI_RX_BIT_LOCK)) {
3084 DRM_DEBUG_KMS("FDI train 1 done.\n");
3085 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3086 break;
3087 }
3088 }
3089 if (tries == 5)
3090 DRM_ERROR("FDI train 1 fail!\n");
3091
3092 /* Train 2 */
3093 reg = FDI_TX_CTL(pipe);
3094 temp = I915_READ(reg);
3095 temp &= ~FDI_LINK_TRAIN_NONE;
3096 temp |= FDI_LINK_TRAIN_PATTERN_2;
3097 I915_WRITE(reg, temp);
3098
3099 reg = FDI_RX_CTL(pipe);
3100 temp = I915_READ(reg);
3101 temp &= ~FDI_LINK_TRAIN_NONE;
3102 temp |= FDI_LINK_TRAIN_PATTERN_2;
3103 I915_WRITE(reg, temp);
3104
3105 POSTING_READ(reg);
3106 udelay(150);
3107
3108 reg = FDI_RX_IIR(pipe);
3109 for (tries = 0; tries < 5; tries++) {
3110 temp = I915_READ(reg);
3111 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3112
3113 if (temp & FDI_RX_SYMBOL_LOCK) {
3114 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3115 DRM_DEBUG_KMS("FDI train 2 done.\n");
3116 break;
3117 }
3118 }
3119 if (tries == 5)
3120 DRM_ERROR("FDI train 2 fail!\n");
3121
3122 DRM_DEBUG_KMS("FDI train done\n");
3123
3124 }
3125
3126 static const int snb_b_fdi_train_param[] = {
3127 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
3128 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
3129 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
3130 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
3131 };
3132
3133 /* The FDI link training functions for SNB/Cougarpoint. */
3134 static void gen6_fdi_link_train(struct drm_crtc *crtc)
3135 {
3136 struct drm_device *dev = crtc->dev;
3137 struct drm_i915_private *dev_priv = dev->dev_private;
3138 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3139 int pipe = intel_crtc->pipe;
3140 u32 reg, temp, i, retry;
3141
3142 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3143 for train result */
3144 reg = FDI_RX_IMR(pipe);
3145 temp = I915_READ(reg);
3146 temp &= ~FDI_RX_SYMBOL_LOCK;
3147 temp &= ~FDI_RX_BIT_LOCK;
3148 I915_WRITE(reg, temp);
3149
3150 POSTING_READ(reg);
3151 udelay(150);
3152
3153 /* enable CPU FDI TX and PCH FDI RX */
3154 reg = FDI_TX_CTL(pipe);
3155 temp = I915_READ(reg);
3156 temp &= ~FDI_DP_PORT_WIDTH_MASK;
3157 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes);
3158 temp &= ~FDI_LINK_TRAIN_NONE;
3159 temp |= FDI_LINK_TRAIN_PATTERN_1;
3160 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3161 /* SNB-B */
3162 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
3163 I915_WRITE(reg, temp | FDI_TX_ENABLE);
3164
3165 I915_WRITE(FDI_RX_MISC(pipe),
3166 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
3167
3168 reg = FDI_RX_CTL(pipe);
3169 temp = I915_READ(reg);
3170 if (HAS_PCH_CPT(dev)) {
3171 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3172 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3173 } else {
3174 temp &= ~FDI_LINK_TRAIN_NONE;
3175 temp |= FDI_LINK_TRAIN_PATTERN_1;
3176 }
3177 I915_WRITE(reg, temp | FDI_RX_ENABLE);
3178
3179 POSTING_READ(reg);
3180 udelay(150);
3181
3182 for (i = 0; i < 4; i++) {
3183 reg = FDI_TX_CTL(pipe);
3184 temp = I915_READ(reg);
3185 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3186 temp |= snb_b_fdi_train_param[i];
3187 I915_WRITE(reg, temp);
3188
3189 POSTING_READ(reg);
3190 udelay(500);
3191
3192 for (retry = 0; retry < 5; retry++) {
3193 reg = FDI_RX_IIR(pipe);
3194 temp = I915_READ(reg);
3195 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3196 if (temp & FDI_RX_BIT_LOCK) {
3197 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3198 DRM_DEBUG_KMS("FDI train 1 done.\n");
3199 break;
3200 }
3201 udelay(50);
3202 }
3203 if (retry < 5)
3204 break;
3205 }
3206 if (i == 4)
3207 DRM_ERROR("FDI train 1 fail!\n");
3208
3209 /* Train 2 */
3210 reg = FDI_TX_CTL(pipe);
3211 temp = I915_READ(reg);
3212 temp &= ~FDI_LINK_TRAIN_NONE;
3213 temp |= FDI_LINK_TRAIN_PATTERN_2;
3214 if (IS_GEN6(dev)) {
3215 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3216 /* SNB-B */
3217 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
3218 }
3219 I915_WRITE(reg, temp);
3220
3221 reg = FDI_RX_CTL(pipe);
3222 temp = I915_READ(reg);
3223 if (HAS_PCH_CPT(dev)) {
3224 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3225 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
3226 } else {
3227 temp &= ~FDI_LINK_TRAIN_NONE;
3228 temp |= FDI_LINK_TRAIN_PATTERN_2;
3229 }
3230 I915_WRITE(reg, temp);
3231
3232 POSTING_READ(reg);
3233 udelay(150);
3234
3235 for (i = 0; i < 4; i++) {
3236 reg = FDI_TX_CTL(pipe);
3237 temp = I915_READ(reg);
3238 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3239 temp |= snb_b_fdi_train_param[i];
3240 I915_WRITE(reg, temp);
3241
3242 POSTING_READ(reg);
3243 udelay(500);
3244
3245 for (retry = 0; retry < 5; retry++) {
3246 reg = FDI_RX_IIR(pipe);
3247 temp = I915_READ(reg);
3248 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3249 if (temp & FDI_RX_SYMBOL_LOCK) {
3250 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3251 DRM_DEBUG_KMS("FDI train 2 done.\n");
3252 break;
3253 }
3254 udelay(50);
3255 }
3256 if (retry < 5)
3257 break;
3258 }
3259 if (i == 4)
3260 DRM_ERROR("FDI train 2 fail!\n");
3261
3262 DRM_DEBUG_KMS("FDI train done.\n");
3263 }
3264
3265 /* Manual link training for Ivy Bridge A0 parts */
3266 static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
3267 {
3268 struct drm_device *dev = crtc->dev;
3269 struct drm_i915_private *dev_priv = dev->dev_private;
3270 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3271 int pipe = intel_crtc->pipe;
3272 u32 reg, temp, i, j;
3273
3274 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3275 for train result */
3276 reg = FDI_RX_IMR(pipe);
3277 temp = I915_READ(reg);
3278 temp &= ~FDI_RX_SYMBOL_LOCK;
3279 temp &= ~FDI_RX_BIT_LOCK;
3280 I915_WRITE(reg, temp);
3281
3282 POSTING_READ(reg);
3283 udelay(150);
3284
3285 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
3286 I915_READ(FDI_RX_IIR(pipe)));
3287
3288 /* Try each vswing and preemphasis setting twice before moving on */
3289 for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) {
3290 /* disable first in case we need to retry */
3291 reg = FDI_TX_CTL(pipe);
3292 temp = I915_READ(reg);
3293 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
3294 temp &= ~FDI_TX_ENABLE;
3295 I915_WRITE(reg, temp);
3296
3297 reg = FDI_RX_CTL(pipe);
3298 temp = I915_READ(reg);
3299 temp &= ~FDI_LINK_TRAIN_AUTO;
3300 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3301 temp &= ~FDI_RX_ENABLE;
3302 I915_WRITE(reg, temp);
3303
3304 /* enable CPU FDI TX and PCH FDI RX */
3305 reg = FDI_TX_CTL(pipe);
3306 temp = I915_READ(reg);
3307 temp &= ~FDI_DP_PORT_WIDTH_MASK;
3308 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes);
3309 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
3310 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3311 temp |= snb_b_fdi_train_param[j/2];
3312 temp |= FDI_COMPOSITE_SYNC;
3313 I915_WRITE(reg, temp | FDI_TX_ENABLE);
3314
3315 I915_WRITE(FDI_RX_MISC(pipe),
3316 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
3317
3318 reg = FDI_RX_CTL(pipe);
3319 temp = I915_READ(reg);
3320 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3321 temp |= FDI_COMPOSITE_SYNC;
3322 I915_WRITE(reg, temp | FDI_RX_ENABLE);
3323
3324 POSTING_READ(reg);
3325 udelay(1); /* should be 0.5us */
3326
3327 for (i = 0; i < 4; i++) {
3328 reg = FDI_RX_IIR(pipe);
3329 temp = I915_READ(reg);
3330 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3331
3332 if (temp & FDI_RX_BIT_LOCK ||
3333 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
3334 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3335 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n",
3336 i);
3337 break;
3338 }
3339 udelay(1); /* should be 0.5us */
3340 }
3341 if (i == 4) {
3342 DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2);
3343 continue;
3344 }
3345
3346 /* Train 2 */
3347 reg = FDI_TX_CTL(pipe);
3348 temp = I915_READ(reg);
3349 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
3350 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
3351 I915_WRITE(reg, temp);
3352
3353 reg = FDI_RX_CTL(pipe);
3354 temp = I915_READ(reg);
3355 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3356 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
3357 I915_WRITE(reg, temp);
3358
3359 POSTING_READ(reg);
3360 udelay(2); /* should be 1.5us */
3361
3362 for (i = 0; i < 4; i++) {
3363 reg = FDI_RX_IIR(pipe);
3364 temp = I915_READ(reg);
3365 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3366
3367 if (temp & FDI_RX_SYMBOL_LOCK ||
3368 (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) {
3369 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3370 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n",
3371 i);
3372 goto train_done;
3373 }
3374 udelay(2); /* should be 1.5us */
3375 }
3376 if (i == 4)
3377 DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2);
3378 }
3379
3380 train_done:
3381 DRM_DEBUG_KMS("FDI train done.\n");
3382 }
3383
3384 static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
3385 {
3386 struct drm_device *dev = intel_crtc->base.dev;
3387 struct drm_i915_private *dev_priv = dev->dev_private;
3388 int pipe = intel_crtc->pipe;
3389 u32 reg, temp;
3390
3391
3392 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
3393 reg = FDI_RX_CTL(pipe);
3394 temp = I915_READ(reg);
3395 temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16));
3396 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes);
3397 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
3398 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
3399
3400 POSTING_READ(reg);
3401 udelay(200);
3402
3403 /* Switch from Rawclk to PCDclk */
3404 temp = I915_READ(reg);
3405 I915_WRITE(reg, temp | FDI_PCDCLK);
3406
3407 POSTING_READ(reg);
3408 udelay(200);
3409
3410 /* Enable CPU FDI TX PLL, always on for Ironlake */
3411 reg = FDI_TX_CTL(pipe);
3412 temp = I915_READ(reg);
3413 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
3414 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
3415
3416 POSTING_READ(reg);
3417 udelay(100);
3418 }
3419 }
3420
3421 static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
3422 {
3423 struct drm_device *dev = intel_crtc->base.dev;
3424 struct drm_i915_private *dev_priv = dev->dev_private;
3425 int pipe = intel_crtc->pipe;
3426 u32 reg, temp;
3427
3428 /* Switch from PCDclk to Rawclk */
3429 reg = FDI_RX_CTL(pipe);
3430 temp = I915_READ(reg);
3431 I915_WRITE(reg, temp & ~FDI_PCDCLK);
3432
3433 /* Disable CPU FDI TX PLL */
3434 reg = FDI_TX_CTL(pipe);
3435 temp = I915_READ(reg);
3436 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
3437
3438 POSTING_READ(reg);
3439 udelay(100);
3440
3441 reg = FDI_RX_CTL(pipe);
3442 temp = I915_READ(reg);
3443 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
3444
3445 /* Wait for the clocks to turn off. */
3446 POSTING_READ(reg);
3447 udelay(100);
3448 }
3449
3450 static void ironlake_fdi_disable(struct drm_crtc *crtc)
3451 {
3452 struct drm_device *dev = crtc->dev;
3453 struct drm_i915_private *dev_priv = dev->dev_private;
3454 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3455 int pipe = intel_crtc->pipe;
3456 u32 reg, temp;
3457
3458 /* disable CPU FDI tx and PCH FDI rx */
3459 reg = FDI_TX_CTL(pipe);
3460 temp = I915_READ(reg);
3461 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
3462 POSTING_READ(reg);
3463
3464 reg = FDI_RX_CTL(pipe);
3465 temp = I915_READ(reg);
3466 temp &= ~(0x7 << 16);
3467 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
3468 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
3469
3470 POSTING_READ(reg);
3471 udelay(100);
3472
3473 /* Ironlake workaround, disable clock pointer after downing FDI */
3474 if (HAS_PCH_IBX(dev))
3475 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
3476
3477 /* still set train pattern 1 */
3478 reg = FDI_TX_CTL(pipe);
3479 temp = I915_READ(reg);
3480 temp &= ~FDI_LINK_TRAIN_NONE;
3481 temp |= FDI_LINK_TRAIN_PATTERN_1;
3482 I915_WRITE(reg, temp);
3483
3484 reg = FDI_RX_CTL(pipe);
3485 temp = I915_READ(reg);
3486 if (HAS_PCH_CPT(dev)) {
3487 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3488 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3489 } else {
3490 temp &= ~FDI_LINK_TRAIN_NONE;
3491 temp |= FDI_LINK_TRAIN_PATTERN_1;
3492 }
3493 /* BPC in FDI rx is consistent with that in PIPECONF */
3494 temp &= ~(0x07 << 16);
3495 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
3496 I915_WRITE(reg, temp);
3497
3498 POSTING_READ(reg);
3499 udelay(100);
3500 }
3501
3502 bool intel_has_pending_fb_unpin(struct drm_device *dev)
3503 {
3504 struct intel_crtc *crtc;
3505
3506 /* Note that we don't need to be called with mode_config.lock here
3507 * as our list of CRTC objects is static for the lifetime of the
3508 * device and so cannot disappear as we iterate. Similarly, we can
3509 * happily treat the predicates as racy, atomic checks as userspace
3510 * cannot claim and pin a new fb without at least acquring the
3511 * struct_mutex and so serialising with us.
3512 */
3513 for_each_intel_crtc(dev, crtc) {
3514 if (atomic_read(&crtc->unpin_work_count) == 0)
3515 continue;
3516
3517 if (crtc->unpin_work)
3518 intel_wait_for_vblank(dev, crtc->pipe);
3519
3520 return true;
3521 }
3522
3523 return false;
3524 }
3525
3526 static void page_flip_completed(struct intel_crtc *intel_crtc)
3527 {
3528 struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev);
3529 struct intel_unpin_work *work = intel_crtc->unpin_work;
3530
3531 /* ensure that the unpin work is consistent wrt ->pending. */
3532 smp_rmb();
3533 intel_crtc->unpin_work = NULL;
3534
3535 if (work->event)
3536 drm_send_vblank_event(intel_crtc->base.dev,
3537 intel_crtc->pipe,
3538 work->event);
3539
3540 drm_crtc_vblank_put(&intel_crtc->base);
3541
3542 wake_up_all(&dev_priv->pending_flip_queue);
3543 queue_work(dev_priv->wq, &work->work);
3544
3545 trace_i915_flip_complete(intel_crtc->plane,
3546 work->pending_flip_obj);
3547 }
3548
3549 void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
3550 {
3551 struct drm_device *dev = crtc->dev;
3552 struct drm_i915_private *dev_priv = dev->dev_private;
3553
3554 WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue));
3555 if (WARN_ON(wait_event_timeout(dev_priv->pending_flip_queue,
3556 !intel_crtc_has_pending_flip(crtc),
3557 60*HZ) == 0)) {
3558 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3559
3560 spin_lock_irq(&dev->event_lock);
3561 if (intel_crtc->unpin_work) {
3562 WARN_ONCE(1, "Removing stuck page flip\n");
3563 page_flip_completed(intel_crtc);
3564 }
3565 spin_unlock_irq(&dev->event_lock);
3566 }
3567
3568 if (crtc->primary->fb) {
3569 mutex_lock(&dev->struct_mutex);
3570 intel_finish_fb(crtc->primary->fb);
3571 mutex_unlock(&dev->struct_mutex);
3572 }
3573 }
3574
3575 /* Program iCLKIP clock to the desired frequency */
3576 static void lpt_program_iclkip(struct drm_crtc *crtc)
3577 {
3578 struct drm_device *dev = crtc->dev;
3579 struct drm_i915_private *dev_priv = dev->dev_private;
3580 int clock = to_intel_crtc(crtc)->config->base.adjusted_mode.crtc_clock;
3581 u32 divsel, phaseinc, auxdiv, phasedir = 0;
3582 u32 temp;
3583
3584 mutex_lock(&dev_priv->dpio_lock);
3585
3586 /* It is necessary to ungate the pixclk gate prior to programming
3587 * the divisors, and gate it back when it is done.
3588 */
3589 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
3590
3591 /* Disable SSCCTL */
3592 intel_sbi_write(dev_priv, SBI_SSCCTL6,
3593 intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) |
3594 SBI_SSCCTL_DISABLE,
3595 SBI_ICLK);
3596
3597 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
3598 if (clock == 20000) {
3599 auxdiv = 1;
3600 divsel = 0x41;
3601 phaseinc = 0x20;
3602 } else {
3603 /* The iCLK virtual clock root frequency is in MHz,
3604 * but the adjusted_mode->crtc_clock in in KHz. To get the
3605 * divisors, it is necessary to divide one by another, so we
3606 * convert the virtual clock precision to KHz here for higher
3607 * precision.
3608 */
3609 u32 iclk_virtual_root_freq = 172800 * 1000;
3610 u32 iclk_pi_range = 64;
3611 u32 desired_divisor, msb_divisor_value, pi_value;
3612
3613 desired_divisor = (iclk_virtual_root_freq / clock);
3614 msb_divisor_value = desired_divisor / iclk_pi_range;
3615 pi_value = desired_divisor % iclk_pi_range;
3616
3617 auxdiv = 0;
3618 divsel = msb_divisor_value - 2;
3619 phaseinc = pi_value;
3620 }
3621
3622 /* This should not happen with any sane values */
3623 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
3624 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
3625 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
3626 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
3627
3628 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
3629 clock,
3630 auxdiv,
3631 divsel,
3632 phasedir,
3633 phaseinc);
3634
3635 /* Program SSCDIVINTPHASE6 */
3636 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK);
3637 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
3638 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
3639 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
3640 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
3641 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
3642 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
3643 intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK);
3644
3645 /* Program SSCAUXDIV */
3646 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK);
3647 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
3648 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
3649 intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK);
3650
3651 /* Enable modulator and associated divider */
3652 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK);
3653 temp &= ~SBI_SSCCTL_DISABLE;
3654 intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK);
3655
3656 /* Wait for initialization time */
3657 udelay(24);
3658
3659 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
3660
3661 mutex_unlock(&dev_priv->dpio_lock);
3662 }
3663
3664 static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc,
3665 enum pipe pch_transcoder)
3666 {
3667 struct drm_device *dev = crtc->base.dev;
3668 struct drm_i915_private *dev_priv = dev->dev_private;
3669 enum transcoder cpu_transcoder = crtc->config->cpu_transcoder;
3670
3671 I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder),
3672 I915_READ(HTOTAL(cpu_transcoder)));
3673 I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder),
3674 I915_READ(HBLANK(cpu_transcoder)));
3675 I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder),
3676 I915_READ(HSYNC(cpu_transcoder)));
3677
3678 I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder),
3679 I915_READ(VTOTAL(cpu_transcoder)));
3680 I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder),
3681 I915_READ(VBLANK(cpu_transcoder)));
3682 I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder),
3683 I915_READ(VSYNC(cpu_transcoder)));
3684 I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder),
3685 I915_READ(VSYNCSHIFT(cpu_transcoder)));
3686 }
3687
3688 static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev)
3689 {
3690 struct drm_i915_private *dev_priv = dev->dev_private;
3691 uint32_t temp;
3692
3693 temp = I915_READ(SOUTH_CHICKEN1);
3694 if (temp & FDI_BC_BIFURCATION_SELECT)
3695 return;
3696
3697 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
3698 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
3699
3700 temp |= FDI_BC_BIFURCATION_SELECT;
3701 DRM_DEBUG_KMS("enabling fdi C rx\n");
3702 I915_WRITE(SOUTH_CHICKEN1, temp);
3703 POSTING_READ(SOUTH_CHICKEN1);
3704 }
3705
3706 static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc)
3707 {
3708 struct drm_device *dev = intel_crtc->base.dev;
3709 struct drm_i915_private *dev_priv = dev->dev_private;
3710
3711 switch (intel_crtc->pipe) {
3712 case PIPE_A:
3713 break;
3714 case PIPE_B:
3715 if (intel_crtc->config->fdi_lanes > 2)
3716 WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT);
3717 else
3718 cpt_enable_fdi_bc_bifurcation(dev);
3719
3720 break;
3721 case PIPE_C:
3722 cpt_enable_fdi_bc_bifurcation(dev);
3723
3724 break;
3725 default:
3726 BUG();
3727 }
3728 }
3729
3730 /*
3731 * Enable PCH resources required for PCH ports:
3732 * - PCH PLLs
3733 * - FDI training & RX/TX
3734 * - update transcoder timings
3735 * - DP transcoding bits
3736 * - transcoder
3737 */
3738 static void ironlake_pch_enable(struct drm_crtc *crtc)
3739 {
3740 struct drm_device *dev = crtc->dev;
3741 struct drm_i915_private *dev_priv = dev->dev_private;
3742 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3743 int pipe = intel_crtc->pipe;
3744 u32 reg, temp;
3745
3746 assert_pch_transcoder_disabled(dev_priv, pipe);
3747
3748 if (IS_IVYBRIDGE(dev))
3749 ivybridge_update_fdi_bc_bifurcation(intel_crtc);
3750
3751 /* Write the TU size bits before fdi link training, so that error
3752 * detection works. */
3753 I915_WRITE(FDI_RX_TUSIZE1(pipe),
3754 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
3755
3756 /* For PCH output, training FDI link */
3757 dev_priv->display.fdi_link_train(crtc);
3758
3759 /* We need to program the right clock selection before writing the pixel
3760 * mutliplier into the DPLL. */
3761 if (HAS_PCH_CPT(dev)) {
3762 u32 sel;
3763
3764 temp = I915_READ(PCH_DPLL_SEL);
3765 temp |= TRANS_DPLL_ENABLE(pipe);
3766 sel = TRANS_DPLLB_SEL(pipe);
3767 if (intel_crtc->config->shared_dpll == DPLL_ID_PCH_PLL_B)
3768 temp |= sel;
3769 else
3770 temp &= ~sel;
3771 I915_WRITE(PCH_DPLL_SEL, temp);
3772 }
3773
3774 /* XXX: pch pll's can be enabled any time before we enable the PCH
3775 * transcoder, and we actually should do this to not upset any PCH
3776 * transcoder that already use the clock when we share it.
3777 *
3778 * Note that enable_shared_dpll tries to do the right thing, but
3779 * get_shared_dpll unconditionally resets the pll - we need that to have
3780 * the right LVDS enable sequence. */
3781 intel_enable_shared_dpll(intel_crtc);
3782
3783 /* set transcoder timing, panel must allow it */
3784 assert_panel_unlocked(dev_priv, pipe);
3785 ironlake_pch_transcoder_set_timings(intel_crtc, pipe);
3786
3787 intel_fdi_normal_train(crtc);
3788
3789 /* For PCH DP, enable TRANS_DP_CTL */
3790 if (HAS_PCH_CPT(dev) && intel_crtc->config->has_dp_encoder) {
3791 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5;
3792 reg = TRANS_DP_CTL(pipe);
3793 temp = I915_READ(reg);
3794 temp &= ~(TRANS_DP_PORT_SEL_MASK |
3795 TRANS_DP_SYNC_MASK |
3796 TRANS_DP_BPC_MASK);
3797 temp |= (TRANS_DP_OUTPUT_ENABLE |
3798 TRANS_DP_ENH_FRAMING);
3799 temp |= bpc << 9; /* same format but at 11:9 */
3800
3801 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
3802 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
3803 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
3804 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
3805
3806 switch (intel_trans_dp_port_sel(crtc)) {
3807 case PCH_DP_B:
3808 temp |= TRANS_DP_PORT_SEL_B;
3809 break;
3810 case PCH_DP_C:
3811 temp |= TRANS_DP_PORT_SEL_C;
3812 break;
3813 case PCH_DP_D:
3814 temp |= TRANS_DP_PORT_SEL_D;
3815 break;
3816 default:
3817 BUG();
3818 }
3819
3820 I915_WRITE(reg, temp);
3821 }
3822
3823 ironlake_enable_pch_transcoder(dev_priv, pipe);
3824 }
3825
3826 static void lpt_pch_enable(struct drm_crtc *crtc)
3827 {
3828 struct drm_device *dev = crtc->dev;
3829 struct drm_i915_private *dev_priv = dev->dev_private;
3830 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3831 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
3832
3833 assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A);
3834
3835 lpt_program_iclkip(crtc);
3836
3837 /* Set transcoder timing. */
3838 ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A);
3839
3840 lpt_enable_pch_transcoder(dev_priv, cpu_transcoder);
3841 }
3842
3843 void intel_put_shared_dpll(struct intel_crtc *crtc)
3844 {
3845 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
3846
3847 if (pll == NULL)
3848 return;
3849
3850 if (!(pll->config.crtc_mask & (1 << crtc->pipe))) {
3851 WARN(1, "bad %s crtc mask\n", pll->name);
3852 return;
3853 }
3854
3855 pll->config.crtc_mask &= ~(1 << crtc->pipe);
3856 if (pll->config.crtc_mask == 0) {
3857 WARN_ON(pll->on);
3858 WARN_ON(pll->active);
3859 }
3860
3861 crtc->config->shared_dpll = DPLL_ID_PRIVATE;
3862 }
3863
3864 struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc,
3865 struct intel_crtc_state *crtc_state)
3866 {
3867 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
3868 struct intel_shared_dpll *pll;
3869 enum intel_dpll_id i;
3870
3871 if (HAS_PCH_IBX(dev_priv->dev)) {
3872 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
3873 i = (enum intel_dpll_id) crtc->pipe;
3874 pll = &dev_priv->shared_dplls[i];
3875
3876 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
3877 crtc->base.base.id, pll->name);
3878
3879 WARN_ON(pll->new_config->crtc_mask);
3880
3881 goto found;
3882 }
3883
3884 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3885 pll = &dev_priv->shared_dplls[i];
3886
3887 /* Only want to check enabled timings first */
3888 if (pll->new_config->crtc_mask == 0)
3889 continue;
3890
3891 if (memcmp(&crtc_state->dpll_hw_state,
3892 &pll->new_config->hw_state,
3893 sizeof(pll->new_config->hw_state)) == 0) {
3894 DRM_DEBUG_KMS("CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n",
3895 crtc->base.base.id, pll->name,
3896 pll->new_config->crtc_mask,
3897 pll->active);
3898 goto found;
3899 }
3900 }
3901
3902 /* Ok no matching timings, maybe there's a free one? */
3903 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3904 pll = &dev_priv->shared_dplls[i];
3905 if (pll->new_config->crtc_mask == 0) {
3906 DRM_DEBUG_KMS("CRTC:%d allocated %s\n",
3907 crtc->base.base.id, pll->name);
3908 goto found;
3909 }
3910 }
3911
3912 return NULL;
3913
3914 found:
3915 if (pll->new_config->crtc_mask == 0)
3916 pll->new_config->hw_state = crtc_state->dpll_hw_state;
3917
3918 crtc_state->shared_dpll = i;
3919 DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name,
3920 pipe_name(crtc->pipe));
3921
3922 pll->new_config->crtc_mask |= 1 << crtc->pipe;
3923
3924 return pll;
3925 }
3926
3927 /**
3928 * intel_shared_dpll_start_config - start a new PLL staged config
3929 * @dev_priv: DRM device
3930 * @clear_pipes: mask of pipes that will have their PLLs freed
3931 *
3932 * Starts a new PLL staged config, copying the current config but
3933 * releasing the references of pipes specified in clear_pipes.
3934 */
3935 static int intel_shared_dpll_start_config(struct drm_i915_private *dev_priv,
3936 unsigned clear_pipes)
3937 {
3938 struct intel_shared_dpll *pll;
3939 enum intel_dpll_id i;
3940
3941 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3942 pll = &dev_priv->shared_dplls[i];
3943
3944 pll->new_config = kmemdup(&pll->config, sizeof pll->config,
3945 GFP_KERNEL);
3946 if (!pll->new_config)
3947 goto cleanup;
3948
3949 pll->new_config->crtc_mask &= ~clear_pipes;
3950 }
3951
3952 return 0;
3953
3954 cleanup:
3955 while (--i >= 0) {
3956 pll = &dev_priv->shared_dplls[i];
3957 kfree(pll->new_config);
3958 pll->new_config = NULL;
3959 }
3960
3961 return -ENOMEM;
3962 }
3963
3964 static void intel_shared_dpll_commit(struct drm_i915_private *dev_priv)
3965 {
3966 struct intel_shared_dpll *pll;
3967 enum intel_dpll_id i;
3968
3969 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3970 pll = &dev_priv->shared_dplls[i];
3971
3972 WARN_ON(pll->new_config == &pll->config);
3973
3974 pll->config = *pll->new_config;
3975 kfree(pll->new_config);
3976 pll->new_config = NULL;
3977 }
3978 }
3979
3980 static void intel_shared_dpll_abort_config(struct drm_i915_private *dev_priv)
3981 {
3982 struct intel_shared_dpll *pll;
3983 enum intel_dpll_id i;
3984
3985 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3986 pll = &dev_priv->shared_dplls[i];
3987
3988 WARN_ON(pll->new_config == &pll->config);
3989
3990 kfree(pll->new_config);
3991 pll->new_config = NULL;
3992 }
3993 }
3994
3995 static void cpt_verify_modeset(struct drm_device *dev, int pipe)
3996 {
3997 struct drm_i915_private *dev_priv = dev->dev_private;
3998 int dslreg = PIPEDSL(pipe);
3999 u32 temp;
4000
4001 temp = I915_READ(dslreg);
4002 udelay(500);
4003 if (wait_for(I915_READ(dslreg) != temp, 5)) {
4004 if (wait_for(I915_READ(dslreg) != temp, 5))
4005 DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe));
4006 }
4007 }
4008
4009 static void skylake_pfit_enable(struct intel_crtc *crtc)
4010 {
4011 struct drm_device *dev = crtc->base.dev;
4012 struct drm_i915_private *dev_priv = dev->dev_private;
4013 int pipe = crtc->pipe;
4014
4015 if (crtc->config->pch_pfit.enabled) {
4016 I915_WRITE(PS_CTL(pipe), PS_ENABLE);
4017 I915_WRITE(PS_WIN_POS(pipe), crtc->config->pch_pfit.pos);
4018 I915_WRITE(PS_WIN_SZ(pipe), crtc->config->pch_pfit.size);
4019 }
4020 }
4021
4022 static void ironlake_pfit_enable(struct intel_crtc *crtc)
4023 {
4024 struct drm_device *dev = crtc->base.dev;
4025 struct drm_i915_private *dev_priv = dev->dev_private;
4026 int pipe = crtc->pipe;
4027
4028 if (crtc->config->pch_pfit.enabled) {
4029 /* Force use of hard-coded filter coefficients
4030 * as some pre-programmed values are broken,
4031 * e.g. x201.
4032 */
4033 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
4034 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
4035 PF_PIPE_SEL_IVB(pipe));
4036 else
4037 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
4038 I915_WRITE(PF_WIN_POS(pipe), crtc->config->pch_pfit.pos);
4039 I915_WRITE(PF_WIN_SZ(pipe), crtc->config->pch_pfit.size);
4040 }
4041 }
4042
4043 static void intel_enable_sprite_planes(struct drm_crtc *crtc)
4044 {
4045 struct drm_device *dev = crtc->dev;
4046 enum pipe pipe = to_intel_crtc(crtc)->pipe;
4047 struct drm_plane *plane;
4048 struct intel_plane *intel_plane;
4049
4050 drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) {
4051 intel_plane = to_intel_plane(plane);
4052 if (intel_plane->pipe == pipe)
4053 intel_plane_restore(&intel_plane->base);
4054 }
4055 }
4056
4057 static void intel_disable_sprite_planes(struct drm_crtc *crtc)
4058 {
4059 struct drm_device *dev = crtc->dev;
4060 enum pipe pipe = to_intel_crtc(crtc)->pipe;
4061 struct drm_plane *plane;
4062 struct intel_plane *intel_plane;
4063
4064 drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) {
4065 intel_plane = to_intel_plane(plane);
4066 if (intel_plane->pipe == pipe)
4067 plane->funcs->disable_plane(plane);
4068 }
4069 }
4070
4071 void hsw_enable_ips(struct intel_crtc *crtc)
4072 {
4073 struct drm_device *dev = crtc->base.dev;
4074 struct drm_i915_private *dev_priv = dev->dev_private;
4075
4076 if (!crtc->config->ips_enabled)
4077 return;
4078
4079 /* We can only enable IPS after we enable a plane and wait for a vblank */
4080 intel_wait_for_vblank(dev, crtc->pipe);
4081
4082 assert_plane_enabled(dev_priv, crtc->plane);
4083 if (IS_BROADWELL(dev)) {
4084 mutex_lock(&dev_priv->rps.hw_lock);
4085 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000));
4086 mutex_unlock(&dev_priv->rps.hw_lock);
4087 /* Quoting Art Runyan: "its not safe to expect any particular
4088 * value in IPS_CTL bit 31 after enabling IPS through the
4089 * mailbox." Moreover, the mailbox may return a bogus state,
4090 * so we need to just enable it and continue on.
4091 */
4092 } else {
4093 I915_WRITE(IPS_CTL, IPS_ENABLE);
4094 /* The bit only becomes 1 in the next vblank, so this wait here
4095 * is essentially intel_wait_for_vblank. If we don't have this
4096 * and don't wait for vblanks until the end of crtc_enable, then
4097 * the HW state readout code will complain that the expected
4098 * IPS_CTL value is not the one we read. */
4099 if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50))
4100 DRM_ERROR("Timed out waiting for IPS enable\n");
4101 }
4102 }
4103
4104 void hsw_disable_ips(struct intel_crtc *crtc)
4105 {
4106 struct drm_device *dev = crtc->base.dev;
4107 struct drm_i915_private *dev_priv = dev->dev_private;
4108
4109 if (!crtc->config->ips_enabled)
4110 return;
4111
4112 assert_plane_enabled(dev_priv, crtc->plane);
4113 if (IS_BROADWELL(dev)) {
4114 mutex_lock(&dev_priv->rps.hw_lock);
4115 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0));
4116 mutex_unlock(&dev_priv->rps.hw_lock);
4117 /* wait for pcode to finish disabling IPS, which may take up to 42ms */
4118 if (wait_for((I915_READ(IPS_CTL) & IPS_ENABLE) == 0, 42))
4119 DRM_ERROR("Timed out waiting for IPS disable\n");
4120 } else {
4121 I915_WRITE(IPS_CTL, 0);
4122 POSTING_READ(IPS_CTL);
4123 }
4124
4125 /* We need to wait for a vblank before we can disable the plane. */
4126 intel_wait_for_vblank(dev, crtc->pipe);
4127 }
4128
4129 /** Loads the palette/gamma unit for the CRTC with the prepared values */
4130 static void intel_crtc_load_lut(struct drm_crtc *crtc)
4131 {
4132 struct drm_device *dev = crtc->dev;
4133 struct drm_i915_private *dev_priv = dev->dev_private;
4134 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4135 enum pipe pipe = intel_crtc->pipe;
4136 int palreg = PALETTE(pipe);
4137 int i;
4138 bool reenable_ips = false;
4139
4140 /* The clocks have to be on to load the palette. */
4141 if (!crtc->enabled || !intel_crtc->active)
4142 return;
4143
4144 if (!HAS_PCH_SPLIT(dev_priv->dev)) {
4145 if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI))
4146 assert_dsi_pll_enabled(dev_priv);
4147 else
4148 assert_pll_enabled(dev_priv, pipe);
4149 }
4150
4151 /* use legacy palette for Ironlake */
4152 if (!HAS_GMCH_DISPLAY(dev))
4153 palreg = LGC_PALETTE(pipe);
4154
4155 /* Workaround : Do not read or write the pipe palette/gamma data while
4156 * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.
4157 */
4158 if (IS_HASWELL(dev) && intel_crtc->config->ips_enabled &&
4159 ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) ==
4160 GAMMA_MODE_MODE_SPLIT)) {
4161 hsw_disable_ips(intel_crtc);
4162 reenable_ips = true;
4163 }
4164
4165 for (i = 0; i < 256; i++) {
4166 I915_WRITE(palreg + 4 * i,
4167 (intel_crtc->lut_r[i] << 16) |
4168 (intel_crtc->lut_g[i] << 8) |
4169 intel_crtc->lut_b[i]);
4170 }
4171
4172 if (reenable_ips)
4173 hsw_enable_ips(intel_crtc);
4174 }
4175
4176 static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
4177 {
4178 if (!enable && intel_crtc->overlay) {
4179 struct drm_device *dev = intel_crtc->base.dev;
4180 struct drm_i915_private *dev_priv = dev->dev_private;
4181
4182 mutex_lock(&dev->struct_mutex);
4183 dev_priv->mm.interruptible = false;
4184 (void) intel_overlay_switch_off(intel_crtc->overlay);
4185 dev_priv->mm.interruptible = true;
4186 mutex_unlock(&dev->struct_mutex);
4187 }
4188
4189 /* Let userspace switch the overlay on again. In most cases userspace
4190 * has to recompute where to put it anyway.
4191 */
4192 }
4193
4194 static void intel_crtc_enable_planes(struct drm_crtc *crtc)
4195 {
4196 struct drm_device *dev = crtc->dev;
4197 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4198 int pipe = intel_crtc->pipe;
4199
4200 intel_enable_primary_hw_plane(crtc->primary, crtc);
4201 intel_enable_sprite_planes(crtc);
4202 intel_crtc_update_cursor(crtc, true);
4203 intel_crtc_dpms_overlay(intel_crtc, true);
4204
4205 hsw_enable_ips(intel_crtc);
4206
4207 mutex_lock(&dev->struct_mutex);
4208 intel_fbc_update(dev);
4209 mutex_unlock(&dev->struct_mutex);
4210
4211 /*
4212 * FIXME: Once we grow proper nuclear flip support out of this we need
4213 * to compute the mask of flip planes precisely. For the time being
4214 * consider this a flip from a NULL plane.
4215 */
4216 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe));
4217 }
4218
4219 static void intel_crtc_disable_planes(struct drm_crtc *crtc)
4220 {
4221 struct drm_device *dev = crtc->dev;
4222 struct drm_i915_private *dev_priv = dev->dev_private;
4223 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4224 int pipe = intel_crtc->pipe;
4225 int plane = intel_crtc->plane;
4226
4227 intel_crtc_wait_for_pending_flips(crtc);
4228
4229 if (dev_priv->fbc.plane == plane)
4230 intel_fbc_disable(dev);
4231
4232 hsw_disable_ips(intel_crtc);
4233
4234 intel_crtc_dpms_overlay(intel_crtc, false);
4235 intel_crtc_update_cursor(crtc, false);
4236 intel_disable_sprite_planes(crtc);
4237 intel_disable_primary_hw_plane(crtc->primary, crtc);
4238
4239 /*
4240 * FIXME: Once we grow proper nuclear flip support out of this we need
4241 * to compute the mask of flip planes precisely. For the time being
4242 * consider this a flip to a NULL plane.
4243 */
4244 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe));
4245 }
4246
4247 static void ironlake_crtc_enable(struct drm_crtc *crtc)
4248 {
4249 struct drm_device *dev = crtc->dev;
4250 struct drm_i915_private *dev_priv = dev->dev_private;
4251 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4252 struct intel_encoder *encoder;
4253 int pipe = intel_crtc->pipe;
4254
4255 WARN_ON(!crtc->enabled);
4256
4257 if (intel_crtc->active)
4258 return;
4259
4260 if (intel_crtc->config->has_pch_encoder)
4261 intel_prepare_shared_dpll(intel_crtc);
4262
4263 if (intel_crtc->config->has_dp_encoder)
4264 intel_dp_set_m_n(intel_crtc);
4265
4266 intel_set_pipe_timings(intel_crtc);
4267
4268 if (intel_crtc->config->has_pch_encoder) {
4269 intel_cpu_transcoder_set_m_n(intel_crtc,
4270 &intel_crtc->config->fdi_m_n, NULL);
4271 }
4272
4273 ironlake_set_pipeconf(crtc);
4274
4275 intel_crtc->active = true;
4276
4277 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
4278 intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true);
4279
4280 for_each_encoder_on_crtc(dev, crtc, encoder)
4281 if (encoder->pre_enable)
4282 encoder->pre_enable(encoder);
4283
4284 if (intel_crtc->config->has_pch_encoder) {
4285 /* Note: FDI PLL enabling _must_ be done before we enable the
4286 * cpu pipes, hence this is separate from all the other fdi/pch
4287 * enabling. */
4288 ironlake_fdi_pll_enable(intel_crtc);
4289 } else {
4290 assert_fdi_tx_disabled(dev_priv, pipe);
4291 assert_fdi_rx_disabled(dev_priv, pipe);
4292 }
4293
4294 ironlake_pfit_enable(intel_crtc);
4295
4296 /*
4297 * On ILK+ LUT must be loaded before the pipe is running but with
4298 * clocks enabled
4299 */
4300 intel_crtc_load_lut(crtc);
4301
4302 intel_update_watermarks(crtc);
4303 intel_enable_pipe(intel_crtc);
4304
4305 if (intel_crtc->config->has_pch_encoder)
4306 ironlake_pch_enable(crtc);
4307
4308 assert_vblank_disabled(crtc);
4309 drm_crtc_vblank_on(crtc);
4310
4311 for_each_encoder_on_crtc(dev, crtc, encoder)
4312 encoder->enable(encoder);
4313
4314 if (HAS_PCH_CPT(dev))
4315 cpt_verify_modeset(dev, intel_crtc->pipe);
4316
4317 intel_crtc_enable_planes(crtc);
4318 }
4319
4320 /* IPS only exists on ULT machines and is tied to pipe A. */
4321 static bool hsw_crtc_supports_ips(struct intel_crtc *crtc)
4322 {
4323 return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A;
4324 }
4325
4326 /*
4327 * This implements the workaround described in the "notes" section of the mode
4328 * set sequence documentation. When going from no pipes or single pipe to
4329 * multiple pipes, and planes are enabled after the pipe, we need to wait at
4330 * least 2 vblanks on the first pipe before enabling planes on the second pipe.
4331 */
4332 static void haswell_mode_set_planes_workaround(struct intel_crtc *crtc)
4333 {
4334 struct drm_device *dev = crtc->base.dev;
4335 struct intel_crtc *crtc_it, *other_active_crtc = NULL;
4336
4337 /* We want to get the other_active_crtc only if there's only 1 other
4338 * active crtc. */
4339 for_each_intel_crtc(dev, crtc_it) {
4340 if (!crtc_it->active || crtc_it == crtc)
4341 continue;
4342
4343 if (other_active_crtc)
4344 return;
4345
4346 other_active_crtc = crtc_it;
4347 }
4348 if (!other_active_crtc)
4349 return;
4350
4351 intel_wait_for_vblank(dev, other_active_crtc->pipe);
4352 intel_wait_for_vblank(dev, other_active_crtc->pipe);
4353 }
4354
4355 static void haswell_crtc_enable(struct drm_crtc *crtc)
4356 {
4357 struct drm_device *dev = crtc->dev;
4358 struct drm_i915_private *dev_priv = dev->dev_private;
4359 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4360 struct intel_encoder *encoder;
4361 int pipe = intel_crtc->pipe;
4362
4363 WARN_ON(!crtc->enabled);
4364
4365 if (intel_crtc->active)
4366 return;
4367
4368 if (intel_crtc_to_shared_dpll(intel_crtc))
4369 intel_enable_shared_dpll(intel_crtc);
4370
4371 if (intel_crtc->config->has_dp_encoder)
4372 intel_dp_set_m_n(intel_crtc);
4373
4374 intel_set_pipe_timings(intel_crtc);
4375
4376 if (intel_crtc->config->cpu_transcoder != TRANSCODER_EDP) {
4377 I915_WRITE(PIPE_MULT(intel_crtc->config->cpu_transcoder),
4378 intel_crtc->config->pixel_multiplier - 1);
4379 }
4380
4381 if (intel_crtc->config->has_pch_encoder) {
4382 intel_cpu_transcoder_set_m_n(intel_crtc,
4383 &intel_crtc->config->fdi_m_n, NULL);
4384 }
4385
4386 haswell_set_pipeconf(crtc);
4387
4388 intel_set_pipe_csc(crtc);
4389
4390 intel_crtc->active = true;
4391
4392 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
4393 for_each_encoder_on_crtc(dev, crtc, encoder)
4394 if (encoder->pre_enable)
4395 encoder->pre_enable(encoder);
4396
4397 if (intel_crtc->config->has_pch_encoder) {
4398 intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A,
4399 true);
4400 dev_priv->display.fdi_link_train(crtc);
4401 }
4402
4403 intel_ddi_enable_pipe_clock(intel_crtc);
4404
4405 if (IS_SKYLAKE(dev))
4406 skylake_pfit_enable(intel_crtc);
4407 else
4408 ironlake_pfit_enable(intel_crtc);
4409
4410 /*
4411 * On ILK+ LUT must be loaded before the pipe is running but with
4412 * clocks enabled
4413 */
4414 intel_crtc_load_lut(crtc);
4415
4416 intel_ddi_set_pipe_settings(crtc);
4417 intel_ddi_enable_transcoder_func(crtc);
4418
4419 intel_update_watermarks(crtc);
4420 intel_enable_pipe(intel_crtc);
4421
4422 if (intel_crtc->config->has_pch_encoder)
4423 lpt_pch_enable(crtc);
4424
4425 if (intel_crtc->config->dp_encoder_is_mst)
4426 intel_ddi_set_vc_payload_alloc(crtc, true);
4427
4428 assert_vblank_disabled(crtc);
4429 drm_crtc_vblank_on(crtc);
4430
4431 for_each_encoder_on_crtc(dev, crtc, encoder) {
4432 encoder->enable(encoder);
4433 intel_opregion_notify_encoder(encoder, true);
4434 }
4435
4436 /* If we change the relative order between pipe/planes enabling, we need
4437 * to change the workaround. */
4438 haswell_mode_set_planes_workaround(intel_crtc);
4439 intel_crtc_enable_planes(crtc);
4440 }
4441
4442 static void skylake_pfit_disable(struct intel_crtc *crtc)
4443 {
4444 struct drm_device *dev = crtc->base.dev;
4445 struct drm_i915_private *dev_priv = dev->dev_private;
4446 int pipe = crtc->pipe;
4447
4448 /* To avoid upsetting the power well on haswell only disable the pfit if
4449 * it's in use. The hw state code will make sure we get this right. */
4450 if (crtc->config->pch_pfit.enabled) {
4451 I915_WRITE(PS_CTL(pipe), 0);
4452 I915_WRITE(PS_WIN_POS(pipe), 0);
4453 I915_WRITE(PS_WIN_SZ(pipe), 0);
4454 }
4455 }
4456
4457 static void ironlake_pfit_disable(struct intel_crtc *crtc)
4458 {
4459 struct drm_device *dev = crtc->base.dev;
4460 struct drm_i915_private *dev_priv = dev->dev_private;
4461 int pipe = crtc->pipe;
4462
4463 /* To avoid upsetting the power well on haswell only disable the pfit if
4464 * it's in use. The hw state code will make sure we get this right. */
4465 if (crtc->config->pch_pfit.enabled) {
4466 I915_WRITE(PF_CTL(pipe), 0);
4467 I915_WRITE(PF_WIN_POS(pipe), 0);
4468 I915_WRITE(PF_WIN_SZ(pipe), 0);
4469 }
4470 }
4471
4472 static void ironlake_crtc_disable(struct drm_crtc *crtc)
4473 {
4474 struct drm_device *dev = crtc->dev;
4475 struct drm_i915_private *dev_priv = dev->dev_private;
4476 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4477 struct intel_encoder *encoder;
4478 int pipe = intel_crtc->pipe;
4479 u32 reg, temp;
4480
4481 if (!intel_crtc->active)
4482 return;
4483
4484 intel_crtc_disable_planes(crtc);
4485
4486 for_each_encoder_on_crtc(dev, crtc, encoder)
4487 encoder->disable(encoder);
4488
4489 drm_crtc_vblank_off(crtc);
4490 assert_vblank_disabled(crtc);
4491
4492 if (intel_crtc->config->has_pch_encoder)
4493 intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false);
4494
4495 intel_disable_pipe(intel_crtc);
4496
4497 ironlake_pfit_disable(intel_crtc);
4498
4499 for_each_encoder_on_crtc(dev, crtc, encoder)
4500 if (encoder->post_disable)
4501 encoder->post_disable(encoder);
4502
4503 if (intel_crtc->config->has_pch_encoder) {
4504 ironlake_fdi_disable(crtc);
4505
4506 ironlake_disable_pch_transcoder(dev_priv, pipe);
4507
4508 if (HAS_PCH_CPT(dev)) {
4509 /* disable TRANS_DP_CTL */
4510 reg = TRANS_DP_CTL(pipe);
4511 temp = I915_READ(reg);
4512 temp &= ~(TRANS_DP_OUTPUT_ENABLE |
4513 TRANS_DP_PORT_SEL_MASK);
4514 temp |= TRANS_DP_PORT_SEL_NONE;
4515 I915_WRITE(reg, temp);
4516
4517 /* disable DPLL_SEL */
4518 temp = I915_READ(PCH_DPLL_SEL);
4519 temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe));
4520 I915_WRITE(PCH_DPLL_SEL, temp);
4521 }
4522
4523 /* disable PCH DPLL */
4524 intel_disable_shared_dpll(intel_crtc);
4525
4526 ironlake_fdi_pll_disable(intel_crtc);
4527 }
4528
4529 intel_crtc->active = false;
4530 intel_update_watermarks(crtc);
4531
4532 mutex_lock(&dev->struct_mutex);
4533 intel_fbc_update(dev);
4534 mutex_unlock(&dev->struct_mutex);
4535 }
4536
4537 static void haswell_crtc_disable(struct drm_crtc *crtc)
4538 {
4539 struct drm_device *dev = crtc->dev;
4540 struct drm_i915_private *dev_priv = dev->dev_private;
4541 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4542 struct intel_encoder *encoder;
4543 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
4544
4545 if (!intel_crtc->active)
4546 return;
4547
4548 intel_crtc_disable_planes(crtc);
4549
4550 for_each_encoder_on_crtc(dev, crtc, encoder) {
4551 intel_opregion_notify_encoder(encoder, false);
4552 encoder->disable(encoder);
4553 }
4554
4555 drm_crtc_vblank_off(crtc);
4556 assert_vblank_disabled(crtc);
4557
4558 if (intel_crtc->config->has_pch_encoder)
4559 intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A,
4560 false);
4561 intel_disable_pipe(intel_crtc);
4562
4563 if (intel_crtc->config->dp_encoder_is_mst)
4564 intel_ddi_set_vc_payload_alloc(crtc, false);
4565
4566 intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder);
4567
4568 if (IS_SKYLAKE(dev))
4569 skylake_pfit_disable(intel_crtc);
4570 else
4571 ironlake_pfit_disable(intel_crtc);
4572
4573 intel_ddi_disable_pipe_clock(intel_crtc);
4574
4575 if (intel_crtc->config->has_pch_encoder) {
4576 lpt_disable_pch_transcoder(dev_priv);
4577 intel_ddi_fdi_disable(crtc);
4578 }
4579
4580 for_each_encoder_on_crtc(dev, crtc, encoder)
4581 if (encoder->post_disable)
4582 encoder->post_disable(encoder);
4583
4584 intel_crtc->active = false;
4585 intel_update_watermarks(crtc);
4586
4587 mutex_lock(&dev->struct_mutex);
4588 intel_fbc_update(dev);
4589 mutex_unlock(&dev->struct_mutex);
4590
4591 if (intel_crtc_to_shared_dpll(intel_crtc))
4592 intel_disable_shared_dpll(intel_crtc);
4593 }
4594
4595 static void ironlake_crtc_off(struct drm_crtc *crtc)
4596 {
4597 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4598 intel_put_shared_dpll(intel_crtc);
4599 }
4600
4601
4602 static void i9xx_pfit_enable(struct intel_crtc *crtc)
4603 {
4604 struct drm_device *dev = crtc->base.dev;
4605 struct drm_i915_private *dev_priv = dev->dev_private;
4606 struct intel_crtc_state *pipe_config = crtc->config;
4607
4608 if (!pipe_config->gmch_pfit.control)
4609 return;
4610
4611 /*
4612 * The panel fitter should only be adjusted whilst the pipe is disabled,
4613 * according to register description and PRM.
4614 */
4615 WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE);
4616 assert_pipe_disabled(dev_priv, crtc->pipe);
4617
4618 I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios);
4619 I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control);
4620
4621 /* Border color in case we don't scale up to the full screen. Black by
4622 * default, change to something else for debugging. */
4623 I915_WRITE(BCLRPAT(crtc->pipe), 0);
4624 }
4625
4626 static enum intel_display_power_domain port_to_power_domain(enum port port)
4627 {
4628 switch (port) {
4629 case PORT_A:
4630 return POWER_DOMAIN_PORT_DDI_A_4_LANES;
4631 case PORT_B:
4632 return POWER_DOMAIN_PORT_DDI_B_4_LANES;
4633 case PORT_C:
4634 return POWER_DOMAIN_PORT_DDI_C_4_LANES;
4635 case PORT_D:
4636 return POWER_DOMAIN_PORT_DDI_D_4_LANES;
4637 default:
4638 WARN_ON_ONCE(1);
4639 return POWER_DOMAIN_PORT_OTHER;
4640 }
4641 }
4642
4643 #define for_each_power_domain(domain, mask) \
4644 for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \
4645 if ((1 << (domain)) & (mask))
4646
4647 enum intel_display_power_domain
4648 intel_display_port_power_domain(struct intel_encoder *intel_encoder)
4649 {
4650 struct drm_device *dev = intel_encoder->base.dev;
4651 struct intel_digital_port *intel_dig_port;
4652
4653 switch (intel_encoder->type) {
4654 case INTEL_OUTPUT_UNKNOWN:
4655 /* Only DDI platforms should ever use this output type */
4656 WARN_ON_ONCE(!HAS_DDI(dev));
4657 case INTEL_OUTPUT_DISPLAYPORT:
4658 case INTEL_OUTPUT_HDMI:
4659 case INTEL_OUTPUT_EDP:
4660 intel_dig_port = enc_to_dig_port(&intel_encoder->base);
4661 return port_to_power_domain(intel_dig_port->port);
4662 case INTEL_OUTPUT_DP_MST:
4663 intel_dig_port = enc_to_mst(&intel_encoder->base)->primary;
4664 return port_to_power_domain(intel_dig_port->port);
4665 case INTEL_OUTPUT_ANALOG:
4666 return POWER_DOMAIN_PORT_CRT;
4667 case INTEL_OUTPUT_DSI:
4668 return POWER_DOMAIN_PORT_DSI;
4669 default:
4670 return POWER_DOMAIN_PORT_OTHER;
4671 }
4672 }
4673
4674 static unsigned long get_crtc_power_domains(struct drm_crtc *crtc)
4675 {
4676 struct drm_device *dev = crtc->dev;
4677 struct intel_encoder *intel_encoder;
4678 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4679 enum pipe pipe = intel_crtc->pipe;
4680 unsigned long mask;
4681 enum transcoder transcoder;
4682
4683 transcoder = intel_pipe_to_cpu_transcoder(dev->dev_private, pipe);
4684
4685 mask = BIT(POWER_DOMAIN_PIPE(pipe));
4686 mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder));
4687 if (intel_crtc->config->pch_pfit.enabled ||
4688 intel_crtc->config->pch_pfit.force_thru)
4689 mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe));
4690
4691 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
4692 mask |= BIT(intel_display_port_power_domain(intel_encoder));
4693
4694 return mask;
4695 }
4696
4697 static void modeset_update_crtc_power_domains(struct drm_device *dev)
4698 {
4699 struct drm_i915_private *dev_priv = dev->dev_private;
4700 unsigned long pipe_domains[I915_MAX_PIPES] = { 0, };
4701 struct intel_crtc *crtc;
4702
4703 /*
4704 * First get all needed power domains, then put all unneeded, to avoid
4705 * any unnecessary toggling of the power wells.
4706 */
4707 for_each_intel_crtc(dev, crtc) {
4708 enum intel_display_power_domain domain;
4709
4710 if (!crtc->base.enabled)
4711 continue;
4712
4713 pipe_domains[crtc->pipe] = get_crtc_power_domains(&crtc->base);
4714
4715 for_each_power_domain(domain, pipe_domains[crtc->pipe])
4716 intel_display_power_get(dev_priv, domain);
4717 }
4718
4719 if (dev_priv->display.modeset_global_resources)
4720 dev_priv->display.modeset_global_resources(dev);
4721
4722 for_each_intel_crtc(dev, crtc) {
4723 enum intel_display_power_domain domain;
4724
4725 for_each_power_domain(domain, crtc->enabled_power_domains)
4726 intel_display_power_put(dev_priv, domain);
4727
4728 crtc->enabled_power_domains = pipe_domains[crtc->pipe];
4729 }
4730
4731 intel_display_set_init_power(dev_priv, false);
4732 }
4733
4734 /* returns HPLL frequency in kHz */
4735 static int valleyview_get_vco(struct drm_i915_private *dev_priv)
4736 {
4737 int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 };
4738
4739 /* Obtain SKU information */
4740 mutex_lock(&dev_priv->dpio_lock);
4741 hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) &
4742 CCK_FUSE_HPLL_FREQ_MASK;
4743 mutex_unlock(&dev_priv->dpio_lock);
4744
4745 return vco_freq[hpll_freq] * 1000;
4746 }
4747
4748 static void vlv_update_cdclk(struct drm_device *dev)
4749 {
4750 struct drm_i915_private *dev_priv = dev->dev_private;
4751
4752 dev_priv->vlv_cdclk_freq = dev_priv->display.get_display_clock_speed(dev);
4753 DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz\n",
4754 dev_priv->vlv_cdclk_freq);
4755
4756 /*
4757 * Program the gmbus_freq based on the cdclk frequency.
4758 * BSpec erroneously claims we should aim for 4MHz, but
4759 * in fact 1MHz is the correct frequency.
4760 */
4761 I915_WRITE(GMBUSFREQ_VLV, DIV_ROUND_UP(dev_priv->vlv_cdclk_freq, 1000));
4762 }
4763
4764 /* Adjust CDclk dividers to allow high res or save power if possible */
4765 static void valleyview_set_cdclk(struct drm_device *dev, int cdclk)
4766 {
4767 struct drm_i915_private *dev_priv = dev->dev_private;
4768 u32 val, cmd;
4769
4770 WARN_ON(dev_priv->display.get_display_clock_speed(dev) != dev_priv->vlv_cdclk_freq);
4771
4772 if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */
4773 cmd = 2;
4774 else if (cdclk == 266667)
4775 cmd = 1;
4776 else
4777 cmd = 0;
4778
4779 mutex_lock(&dev_priv->rps.hw_lock);
4780 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
4781 val &= ~DSPFREQGUAR_MASK;
4782 val |= (cmd << DSPFREQGUAR_SHIFT);
4783 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
4784 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &
4785 DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT),
4786 50)) {
4787 DRM_ERROR("timed out waiting for CDclk change\n");
4788 }
4789 mutex_unlock(&dev_priv->rps.hw_lock);
4790
4791 if (cdclk == 400000) {
4792 u32 divider;
4793
4794 divider = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1;
4795
4796 mutex_lock(&dev_priv->dpio_lock);
4797 /* adjust cdclk divider */
4798 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);
4799 val &= ~DISPLAY_FREQUENCY_VALUES;
4800 val |= divider;
4801 vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val);
4802
4803 if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) &
4804 DISPLAY_FREQUENCY_STATUS) == (divider << DISPLAY_FREQUENCY_STATUS_SHIFT),
4805 50))
4806 DRM_ERROR("timed out waiting for CDclk change\n");
4807 mutex_unlock(&dev_priv->dpio_lock);
4808 }
4809
4810 mutex_lock(&dev_priv->dpio_lock);
4811 /* adjust self-refresh exit latency value */
4812 val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC);
4813 val &= ~0x7f;
4814
4815 /*
4816 * For high bandwidth configs, we set a higher latency in the bunit
4817 * so that the core display fetch happens in time to avoid underruns.
4818 */
4819 if (cdclk == 400000)
4820 val |= 4500 / 250; /* 4.5 usec */
4821 else
4822 val |= 3000 / 250; /* 3.0 usec */
4823 vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val);
4824 mutex_unlock(&dev_priv->dpio_lock);
4825
4826 vlv_update_cdclk(dev);
4827 }
4828
4829 static void cherryview_set_cdclk(struct drm_device *dev, int cdclk)
4830 {
4831 struct drm_i915_private *dev_priv = dev->dev_private;
4832 u32 val, cmd;
4833
4834 WARN_ON(dev_priv->display.get_display_clock_speed(dev) != dev_priv->vlv_cdclk_freq);
4835
4836 switch (cdclk) {
4837 case 400000:
4838 cmd = 3;
4839 break;
4840 case 333333:
4841 case 320000:
4842 cmd = 2;
4843 break;
4844 case 266667:
4845 cmd = 1;
4846 break;
4847 case 200000:
4848 cmd = 0;
4849 break;
4850 default:
4851 MISSING_CASE(cdclk);
4852 return;
4853 }
4854
4855 mutex_lock(&dev_priv->rps.hw_lock);
4856 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
4857 val &= ~DSPFREQGUAR_MASK_CHV;
4858 val |= (cmd << DSPFREQGUAR_SHIFT_CHV);
4859 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
4860 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &
4861 DSPFREQSTAT_MASK_CHV) == (cmd << DSPFREQSTAT_SHIFT_CHV),
4862 50)) {
4863 DRM_ERROR("timed out waiting for CDclk change\n");
4864 }
4865 mutex_unlock(&dev_priv->rps.hw_lock);
4866
4867 vlv_update_cdclk(dev);
4868 }
4869
4870 static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv,
4871 int max_pixclk)
4872 {
4873 int freq_320 = (dev_priv->hpll_freq << 1) % 320000 != 0 ? 333333 : 320000;
4874
4875 /* FIXME: Punit isn't quite ready yet */
4876 if (IS_CHERRYVIEW(dev_priv->dev))
4877 return 400000;
4878
4879 /*
4880 * Really only a few cases to deal with, as only 4 CDclks are supported:
4881 * 200MHz
4882 * 267MHz
4883 * 320/333MHz (depends on HPLL freq)
4884 * 400MHz
4885 * So we check to see whether we're above 90% of the lower bin and
4886 * adjust if needed.
4887 *
4888 * We seem to get an unstable or solid color picture at 200MHz.
4889 * Not sure what's wrong. For now use 200MHz only when all pipes
4890 * are off.
4891 */
4892 if (max_pixclk > freq_320*9/10)
4893 return 400000;
4894 else if (max_pixclk > 266667*9/10)
4895 return freq_320;
4896 else if (max_pixclk > 0)
4897 return 266667;
4898 else
4899 return 200000;
4900 }
4901
4902 /* compute the max pixel clock for new configuration */
4903 static int intel_mode_max_pixclk(struct drm_i915_private *dev_priv)
4904 {
4905 struct drm_device *dev = dev_priv->dev;
4906 struct intel_crtc *intel_crtc;
4907 int max_pixclk = 0;
4908
4909 for_each_intel_crtc(dev, intel_crtc) {
4910 if (intel_crtc->new_enabled)
4911 max_pixclk = max(max_pixclk,
4912 intel_crtc->new_config->base.adjusted_mode.crtc_clock);
4913 }
4914
4915 return max_pixclk;
4916 }
4917
4918 static void valleyview_modeset_global_pipes(struct drm_device *dev,
4919 unsigned *prepare_pipes)
4920 {
4921 struct drm_i915_private *dev_priv = dev->dev_private;
4922 struct intel_crtc *intel_crtc;
4923 int max_pixclk = intel_mode_max_pixclk(dev_priv);
4924
4925 if (valleyview_calc_cdclk(dev_priv, max_pixclk) ==
4926 dev_priv->vlv_cdclk_freq)
4927 return;
4928
4929 /* disable/enable all currently active pipes while we change cdclk */
4930 for_each_intel_crtc(dev, intel_crtc)
4931 if (intel_crtc->base.enabled)
4932 *prepare_pipes |= (1 << intel_crtc->pipe);
4933 }
4934
4935 static void valleyview_modeset_global_resources(struct drm_device *dev)
4936 {
4937 struct drm_i915_private *dev_priv = dev->dev_private;
4938 int max_pixclk = intel_mode_max_pixclk(dev_priv);
4939 int req_cdclk = valleyview_calc_cdclk(dev_priv, max_pixclk);
4940
4941 if (req_cdclk != dev_priv->vlv_cdclk_freq) {
4942 /*
4943 * FIXME: We can end up here with all power domains off, yet
4944 * with a CDCLK frequency other than the minimum. To account
4945 * for this take the PIPE-A power domain, which covers the HW
4946 * blocks needed for the following programming. This can be
4947 * removed once it's guaranteed that we get here either with
4948 * the minimum CDCLK set, or the required power domains
4949 * enabled.
4950 */
4951 intel_display_power_get(dev_priv, POWER_DOMAIN_PIPE_A);
4952
4953 if (IS_CHERRYVIEW(dev))
4954 cherryview_set_cdclk(dev, req_cdclk);
4955 else
4956 valleyview_set_cdclk(dev, req_cdclk);
4957
4958 intel_display_power_put(dev_priv, POWER_DOMAIN_PIPE_A);
4959 }
4960 }
4961
4962 static void valleyview_crtc_enable(struct drm_crtc *crtc)
4963 {
4964 struct drm_device *dev = crtc->dev;
4965 struct drm_i915_private *dev_priv = to_i915(dev);
4966 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4967 struct intel_encoder *encoder;
4968 int pipe = intel_crtc->pipe;
4969 bool is_dsi;
4970
4971 WARN_ON(!crtc->enabled);
4972
4973 if (intel_crtc->active)
4974 return;
4975
4976 is_dsi = intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI);
4977
4978 if (!is_dsi) {
4979 if (IS_CHERRYVIEW(dev))
4980 chv_prepare_pll(intel_crtc, intel_crtc->config);
4981 else
4982 vlv_prepare_pll(intel_crtc, intel_crtc->config);
4983 }
4984
4985 if (intel_crtc->config->has_dp_encoder)
4986 intel_dp_set_m_n(intel_crtc);
4987
4988 intel_set_pipe_timings(intel_crtc);
4989
4990 if (IS_CHERRYVIEW(dev) && pipe == PIPE_B) {
4991 struct drm_i915_private *dev_priv = dev->dev_private;
4992
4993 I915_WRITE(CHV_BLEND(pipe), CHV_BLEND_LEGACY);
4994 I915_WRITE(CHV_CANVAS(pipe), 0);
4995 }
4996
4997 i9xx_set_pipeconf(intel_crtc);
4998
4999 intel_crtc->active = true;
5000
5001 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
5002
5003 for_each_encoder_on_crtc(dev, crtc, encoder)
5004 if (encoder->pre_pll_enable)
5005 encoder->pre_pll_enable(encoder);
5006
5007 if (!is_dsi) {
5008 if (IS_CHERRYVIEW(dev))
5009 chv_enable_pll(intel_crtc, intel_crtc->config);
5010 else
5011 vlv_enable_pll(intel_crtc, intel_crtc->config);
5012 }
5013
5014 for_each_encoder_on_crtc(dev, crtc, encoder)
5015 if (encoder->pre_enable)
5016 encoder->pre_enable(encoder);
5017
5018 i9xx_pfit_enable(intel_crtc);
5019
5020 intel_crtc_load_lut(crtc);
5021
5022 intel_update_watermarks(crtc);
5023 intel_enable_pipe(intel_crtc);
5024
5025 assert_vblank_disabled(crtc);
5026 drm_crtc_vblank_on(crtc);
5027
5028 for_each_encoder_on_crtc(dev, crtc, encoder)
5029 encoder->enable(encoder);
5030
5031 intel_crtc_enable_planes(crtc);
5032
5033 /* Underruns don't raise interrupts, so check manually. */
5034 i9xx_check_fifo_underruns(dev_priv);
5035 }
5036
5037 static void i9xx_set_pll_dividers(struct intel_crtc *crtc)
5038 {
5039 struct drm_device *dev = crtc->base.dev;
5040 struct drm_i915_private *dev_priv = dev->dev_private;
5041
5042 I915_WRITE(FP0(crtc->pipe), crtc->config->dpll_hw_state.fp0);
5043 I915_WRITE(FP1(crtc->pipe), crtc->config->dpll_hw_state.fp1);
5044 }
5045
5046 static void i9xx_crtc_enable(struct drm_crtc *crtc)
5047 {
5048 struct drm_device *dev = crtc->dev;
5049 struct drm_i915_private *dev_priv = to_i915(dev);
5050 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5051 struct intel_encoder *encoder;
5052 int pipe = intel_crtc->pipe;
5053
5054 WARN_ON(!crtc->enabled);
5055
5056 if (intel_crtc->active)
5057 return;
5058
5059 i9xx_set_pll_dividers(intel_crtc);
5060
5061 if (intel_crtc->config->has_dp_encoder)
5062 intel_dp_set_m_n(intel_crtc);
5063
5064 intel_set_pipe_timings(intel_crtc);
5065
5066 i9xx_set_pipeconf(intel_crtc);
5067
5068 intel_crtc->active = true;
5069
5070 if (!IS_GEN2(dev))
5071 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
5072
5073 for_each_encoder_on_crtc(dev, crtc, encoder)
5074 if (encoder->pre_enable)
5075 encoder->pre_enable(encoder);
5076
5077 i9xx_enable_pll(intel_crtc);
5078
5079 i9xx_pfit_enable(intel_crtc);
5080
5081 intel_crtc_load_lut(crtc);
5082
5083 intel_update_watermarks(crtc);
5084 intel_enable_pipe(intel_crtc);
5085
5086 assert_vblank_disabled(crtc);
5087 drm_crtc_vblank_on(crtc);
5088
5089 for_each_encoder_on_crtc(dev, crtc, encoder)
5090 encoder->enable(encoder);
5091
5092 intel_crtc_enable_planes(crtc);
5093
5094 /*
5095 * Gen2 reports pipe underruns whenever all planes are disabled.
5096 * So don't enable underrun reporting before at least some planes
5097 * are enabled.
5098 * FIXME: Need to fix the logic to work when we turn off all planes
5099 * but leave the pipe running.
5100 */
5101 if (IS_GEN2(dev))
5102 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
5103
5104 /* Underruns don't raise interrupts, so check manually. */
5105 i9xx_check_fifo_underruns(dev_priv);
5106 }
5107
5108 static void i9xx_pfit_disable(struct intel_crtc *crtc)
5109 {
5110 struct drm_device *dev = crtc->base.dev;
5111 struct drm_i915_private *dev_priv = dev->dev_private;
5112
5113 if (!crtc->config->gmch_pfit.control)
5114 return;
5115
5116 assert_pipe_disabled(dev_priv, crtc->pipe);
5117
5118 DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n",
5119 I915_READ(PFIT_CONTROL));
5120 I915_WRITE(PFIT_CONTROL, 0);
5121 }
5122
5123 static void i9xx_crtc_disable(struct drm_crtc *crtc)
5124 {
5125 struct drm_device *dev = crtc->dev;
5126 struct drm_i915_private *dev_priv = dev->dev_private;
5127 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5128 struct intel_encoder *encoder;
5129 int pipe = intel_crtc->pipe;
5130
5131 if (!intel_crtc->active)
5132 return;
5133
5134 /*
5135 * Gen2 reports pipe underruns whenever all planes are disabled.
5136 * So diasble underrun reporting before all the planes get disabled.
5137 * FIXME: Need to fix the logic to work when we turn off all planes
5138 * but leave the pipe running.
5139 */
5140 if (IS_GEN2(dev))
5141 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
5142
5143 /*
5144 * Vblank time updates from the shadow to live plane control register
5145 * are blocked if the memory self-refresh mode is active at that
5146 * moment. So to make sure the plane gets truly disabled, disable
5147 * first the self-refresh mode. The self-refresh enable bit in turn
5148 * will be checked/applied by the HW only at the next frame start
5149 * event which is after the vblank start event, so we need to have a
5150 * wait-for-vblank between disabling the plane and the pipe.
5151 */
5152 intel_set_memory_cxsr(dev_priv, false);
5153 intel_crtc_disable_planes(crtc);
5154
5155 /*
5156 * On gen2 planes are double buffered but the pipe isn't, so we must
5157 * wait for planes to fully turn off before disabling the pipe.
5158 * We also need to wait on all gmch platforms because of the
5159 * self-refresh mode constraint explained above.
5160 */
5161 intel_wait_for_vblank(dev, pipe);
5162
5163 for_each_encoder_on_crtc(dev, crtc, encoder)
5164 encoder->disable(encoder);
5165
5166 drm_crtc_vblank_off(crtc);
5167 assert_vblank_disabled(crtc);
5168
5169 intel_disable_pipe(intel_crtc);
5170
5171 i9xx_pfit_disable(intel_crtc);
5172
5173 for_each_encoder_on_crtc(dev, crtc, encoder)
5174 if (encoder->post_disable)
5175 encoder->post_disable(encoder);
5176
5177 if (!intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI)) {
5178 if (IS_CHERRYVIEW(dev))
5179 chv_disable_pll(dev_priv, pipe);
5180 else if (IS_VALLEYVIEW(dev))
5181 vlv_disable_pll(dev_priv, pipe);
5182 else
5183 i9xx_disable_pll(intel_crtc);
5184 }
5185
5186 if (!IS_GEN2(dev))
5187 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
5188
5189 intel_crtc->active = false;
5190 intel_update_watermarks(crtc);
5191
5192 mutex_lock(&dev->struct_mutex);
5193 intel_fbc_update(dev);
5194 mutex_unlock(&dev->struct_mutex);
5195 }
5196
5197 static void i9xx_crtc_off(struct drm_crtc *crtc)
5198 {
5199 }
5200
5201 /* Master function to enable/disable CRTC and corresponding power wells */
5202 void intel_crtc_control(struct drm_crtc *crtc, bool enable)
5203 {
5204 struct drm_device *dev = crtc->dev;
5205 struct drm_i915_private *dev_priv = dev->dev_private;
5206 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5207 enum intel_display_power_domain domain;
5208 unsigned long domains;
5209
5210 if (enable) {
5211 if (!intel_crtc->active) {
5212 domains = get_crtc_power_domains(crtc);
5213 for_each_power_domain(domain, domains)
5214 intel_display_power_get(dev_priv, domain);
5215 intel_crtc->enabled_power_domains = domains;
5216
5217 dev_priv->display.crtc_enable(crtc);
5218 }
5219 } else {
5220 if (intel_crtc->active) {
5221 dev_priv->display.crtc_disable(crtc);
5222
5223 domains = intel_crtc->enabled_power_domains;
5224 for_each_power_domain(domain, domains)
5225 intel_display_power_put(dev_priv, domain);
5226 intel_crtc->enabled_power_domains = 0;
5227 }
5228 }
5229 }
5230
5231 /**
5232 * Sets the power management mode of the pipe and plane.
5233 */
5234 void intel_crtc_update_dpms(struct drm_crtc *crtc)
5235 {
5236 struct drm_device *dev = crtc->dev;
5237 struct intel_encoder *intel_encoder;
5238 bool enable = false;
5239
5240 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
5241 enable |= intel_encoder->connectors_active;
5242
5243 intel_crtc_control(crtc, enable);
5244 }
5245
5246 static void intel_crtc_disable(struct drm_crtc *crtc)
5247 {
5248 struct drm_device *dev = crtc->dev;
5249 struct drm_connector *connector;
5250 struct drm_i915_private *dev_priv = dev->dev_private;
5251
5252 /* crtc should still be enabled when we disable it. */
5253 WARN_ON(!crtc->enabled);
5254
5255 dev_priv->display.crtc_disable(crtc);
5256 dev_priv->display.off(crtc);
5257
5258 crtc->primary->funcs->disable_plane(crtc->primary);
5259
5260 /* Update computed state. */
5261 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
5262 if (!connector->encoder || !connector->encoder->crtc)
5263 continue;
5264
5265 if (connector->encoder->crtc != crtc)
5266 continue;
5267
5268 connector->dpms = DRM_MODE_DPMS_OFF;
5269 to_intel_encoder(connector->encoder)->connectors_active = false;
5270 }
5271 }
5272
5273 void intel_encoder_destroy(struct drm_encoder *encoder)
5274 {
5275 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
5276
5277 drm_encoder_cleanup(encoder);
5278 kfree(intel_encoder);
5279 }
5280
5281 /* Simple dpms helper for encoders with just one connector, no cloning and only
5282 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
5283 * state of the entire output pipe. */
5284 static void intel_encoder_dpms(struct intel_encoder *encoder, int mode)
5285 {
5286 if (mode == DRM_MODE_DPMS_ON) {
5287 encoder->connectors_active = true;
5288
5289 intel_crtc_update_dpms(encoder->base.crtc);
5290 } else {
5291 encoder->connectors_active = false;
5292
5293 intel_crtc_update_dpms(encoder->base.crtc);
5294 }
5295 }
5296
5297 /* Cross check the actual hw state with our own modeset state tracking (and it's
5298 * internal consistency). */
5299 static void intel_connector_check_state(struct intel_connector *connector)
5300 {
5301 if (connector->get_hw_state(connector)) {
5302 struct intel_encoder *encoder = connector->encoder;
5303 struct drm_crtc *crtc;
5304 bool encoder_enabled;
5305 enum pipe pipe;
5306
5307 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
5308 connector->base.base.id,
5309 connector->base.name);
5310
5311 /* there is no real hw state for MST connectors */
5312 if (connector->mst_port)
5313 return;
5314
5315 I915_STATE_WARN(connector->base.dpms == DRM_MODE_DPMS_OFF,
5316 "wrong connector dpms state\n");
5317 I915_STATE_WARN(connector->base.encoder != &encoder->base,
5318 "active connector not linked to encoder\n");
5319
5320 if (encoder) {
5321 I915_STATE_WARN(!encoder->connectors_active,
5322 "encoder->connectors_active not set\n");
5323
5324 encoder_enabled = encoder->get_hw_state(encoder, &pipe);
5325 I915_STATE_WARN(!encoder_enabled, "encoder not enabled\n");
5326 if (I915_STATE_WARN_ON(!encoder->base.crtc))
5327 return;
5328
5329 crtc = encoder->base.crtc;
5330
5331 I915_STATE_WARN(!crtc->enabled, "crtc not enabled\n");
5332 I915_STATE_WARN(!to_intel_crtc(crtc)->active, "crtc not active\n");
5333 I915_STATE_WARN(pipe != to_intel_crtc(crtc)->pipe,
5334 "encoder active on the wrong pipe\n");
5335 }
5336 }
5337 }
5338
5339 /* Even simpler default implementation, if there's really no special case to
5340 * consider. */
5341 void intel_connector_dpms(struct drm_connector *connector, int mode)
5342 {
5343 /* All the simple cases only support two dpms states. */
5344 if (mode != DRM_MODE_DPMS_ON)
5345 mode = DRM_MODE_DPMS_OFF;
5346
5347 if (mode == connector->dpms)
5348 return;
5349
5350 connector->dpms = mode;
5351
5352 /* Only need to change hw state when actually enabled */
5353 if (connector->encoder)
5354 intel_encoder_dpms(to_intel_encoder(connector->encoder), mode);
5355
5356 intel_modeset_check_state(connector->dev);
5357 }
5358
5359 /* Simple connector->get_hw_state implementation for encoders that support only
5360 * one connector and no cloning and hence the encoder state determines the state
5361 * of the connector. */
5362 bool intel_connector_get_hw_state(struct intel_connector *connector)
5363 {
5364 enum pipe pipe = 0;
5365 struct intel_encoder *encoder = connector->encoder;
5366
5367 return encoder->get_hw_state(encoder, &pipe);
5368 }
5369
5370 static bool ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe,
5371 struct intel_crtc_state *pipe_config)
5372 {
5373 struct drm_i915_private *dev_priv = dev->dev_private;
5374 struct intel_crtc *pipe_B_crtc =
5375 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
5376
5377 DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n",
5378 pipe_name(pipe), pipe_config->fdi_lanes);
5379 if (pipe_config->fdi_lanes > 4) {
5380 DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n",
5381 pipe_name(pipe), pipe_config->fdi_lanes);
5382 return false;
5383 }
5384
5385 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
5386 if (pipe_config->fdi_lanes > 2) {
5387 DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n",
5388 pipe_config->fdi_lanes);
5389 return false;
5390 } else {
5391 return true;
5392 }
5393 }
5394
5395 if (INTEL_INFO(dev)->num_pipes == 2)
5396 return true;
5397
5398 /* Ivybridge 3 pipe is really complicated */
5399 switch (pipe) {
5400 case PIPE_A:
5401 return true;
5402 case PIPE_B:
5403 if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled &&
5404 pipe_config->fdi_lanes > 2) {
5405 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
5406 pipe_name(pipe), pipe_config->fdi_lanes);
5407 return false;
5408 }
5409 return true;
5410 case PIPE_C:
5411 if (!pipe_has_enabled_pch(pipe_B_crtc) ||
5412 pipe_B_crtc->config->fdi_lanes <= 2) {
5413 if (pipe_config->fdi_lanes > 2) {
5414 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
5415 pipe_name(pipe), pipe_config->fdi_lanes);
5416 return false;
5417 }
5418 } else {
5419 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
5420 return false;
5421 }
5422 return true;
5423 default:
5424 BUG();
5425 }
5426 }
5427
5428 #define RETRY 1
5429 static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc,
5430 struct intel_crtc_state *pipe_config)
5431 {
5432 struct drm_device *dev = intel_crtc->base.dev;
5433 struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
5434 int lane, link_bw, fdi_dotclock;
5435 bool setup_ok, needs_recompute = false;
5436
5437 retry:
5438 /* FDI is a binary signal running at ~2.7GHz, encoding
5439 * each output octet as 10 bits. The actual frequency
5440 * is stored as a divider into a 100MHz clock, and the
5441 * mode pixel clock is stored in units of 1KHz.
5442 * Hence the bw of each lane in terms of the mode signal
5443 * is:
5444 */
5445 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
5446
5447 fdi_dotclock = adjusted_mode->crtc_clock;
5448
5449 lane = ironlake_get_lanes_required(fdi_dotclock, link_bw,
5450 pipe_config->pipe_bpp);
5451
5452 pipe_config->fdi_lanes = lane;
5453
5454 intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock,
5455 link_bw, &pipe_config->fdi_m_n);
5456
5457 setup_ok = ironlake_check_fdi_lanes(intel_crtc->base.dev,
5458 intel_crtc->pipe, pipe_config);
5459 if (!setup_ok && pipe_config->pipe_bpp > 6*3) {
5460 pipe_config->pipe_bpp -= 2*3;
5461 DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n",
5462 pipe_config->pipe_bpp);
5463 needs_recompute = true;
5464 pipe_config->bw_constrained = true;
5465
5466 goto retry;
5467 }
5468
5469 if (needs_recompute)
5470 return RETRY;
5471
5472 return setup_ok ? 0 : -EINVAL;
5473 }
5474
5475 static void hsw_compute_ips_config(struct intel_crtc *crtc,
5476 struct intel_crtc_state *pipe_config)
5477 {
5478 pipe_config->ips_enabled = i915.enable_ips &&
5479 hsw_crtc_supports_ips(crtc) &&
5480 pipe_config->pipe_bpp <= 24;
5481 }
5482
5483 static int intel_crtc_compute_config(struct intel_crtc *crtc,
5484 struct intel_crtc_state *pipe_config)
5485 {
5486 struct drm_device *dev = crtc->base.dev;
5487 struct drm_i915_private *dev_priv = dev->dev_private;
5488 struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
5489
5490 /* FIXME should check pixel clock limits on all platforms */
5491 if (INTEL_INFO(dev)->gen < 4) {
5492 int clock_limit =
5493 dev_priv->display.get_display_clock_speed(dev);
5494
5495 /*
5496 * Enable pixel doubling when the dot clock
5497 * is > 90% of the (display) core speed.
5498 *
5499 * GDG double wide on either pipe,
5500 * otherwise pipe A only.
5501 */
5502 if ((crtc->pipe == PIPE_A || IS_I915G(dev)) &&
5503 adjusted_mode->crtc_clock > clock_limit * 9 / 10) {
5504 clock_limit *= 2;
5505 pipe_config->double_wide = true;
5506 }
5507
5508 if (adjusted_mode->crtc_clock > clock_limit * 9 / 10)
5509 return -EINVAL;
5510 }
5511
5512 /*
5513 * Pipe horizontal size must be even in:
5514 * - DVO ganged mode
5515 * - LVDS dual channel mode
5516 * - Double wide pipe
5517 */
5518 if ((intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
5519 intel_is_dual_link_lvds(dev)) || pipe_config->double_wide)
5520 pipe_config->pipe_src_w &= ~1;
5521
5522 /* Cantiga+ cannot handle modes with a hsync front porch of 0.
5523 * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
5524 */
5525 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
5526 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
5527 return -EINVAL;
5528
5529 if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && pipe_config->pipe_bpp > 10*3) {
5530 pipe_config->pipe_bpp = 10*3; /* 12bpc is gen5+ */
5531 } else if (INTEL_INFO(dev)->gen <= 4 && pipe_config->pipe_bpp > 8*3) {
5532 /* only a 8bpc pipe, with 6bpc dither through the panel fitter
5533 * for lvds. */
5534 pipe_config->pipe_bpp = 8*3;
5535 }
5536
5537 if (HAS_IPS(dev))
5538 hsw_compute_ips_config(crtc, pipe_config);
5539
5540 if (pipe_config->has_pch_encoder)
5541 return ironlake_fdi_compute_config(crtc, pipe_config);
5542
5543 return 0;
5544 }
5545
5546 static int valleyview_get_display_clock_speed(struct drm_device *dev)
5547 {
5548 struct drm_i915_private *dev_priv = dev->dev_private;
5549 u32 val;
5550 int divider;
5551
5552 /* FIXME: Punit isn't quite ready yet */
5553 if (IS_CHERRYVIEW(dev))
5554 return 400000;
5555
5556 if (dev_priv->hpll_freq == 0)
5557 dev_priv->hpll_freq = valleyview_get_vco(dev_priv);
5558
5559 mutex_lock(&dev_priv->dpio_lock);
5560 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);
5561 mutex_unlock(&dev_priv->dpio_lock);
5562
5563 divider = val & DISPLAY_FREQUENCY_VALUES;
5564
5565 WARN((val & DISPLAY_FREQUENCY_STATUS) !=
5566 (divider << DISPLAY_FREQUENCY_STATUS_SHIFT),
5567 "cdclk change in progress\n");
5568
5569 return DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, divider + 1);
5570 }
5571
5572 static int i945_get_display_clock_speed(struct drm_device *dev)
5573 {
5574 return 400000;
5575 }
5576
5577 static int i915_get_display_clock_speed(struct drm_device *dev)
5578 {
5579 return 333000;
5580 }
5581
5582 static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
5583 {
5584 return 200000;
5585 }
5586
5587 static int pnv_get_display_clock_speed(struct drm_device *dev)
5588 {
5589 u16 gcfgc = 0;
5590
5591 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
5592
5593 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
5594 case GC_DISPLAY_CLOCK_267_MHZ_PNV:
5595 return 267000;
5596 case GC_DISPLAY_CLOCK_333_MHZ_PNV:
5597 return 333000;
5598 case GC_DISPLAY_CLOCK_444_MHZ_PNV:
5599 return 444000;
5600 case GC_DISPLAY_CLOCK_200_MHZ_PNV:
5601 return 200000;
5602 default:
5603 DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc);
5604 case GC_DISPLAY_CLOCK_133_MHZ_PNV:
5605 return 133000;
5606 case GC_DISPLAY_CLOCK_167_MHZ_PNV:
5607 return 167000;
5608 }
5609 }
5610
5611 static int i915gm_get_display_clock_speed(struct drm_device *dev)
5612 {
5613 u16 gcfgc = 0;
5614
5615 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
5616
5617 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
5618 return 133000;
5619 else {
5620 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
5621 case GC_DISPLAY_CLOCK_333_MHZ:
5622 return 333000;
5623 default:
5624 case GC_DISPLAY_CLOCK_190_200_MHZ:
5625 return 190000;
5626 }
5627 }
5628 }
5629
5630 static int i865_get_display_clock_speed(struct drm_device *dev)
5631 {
5632 return 266000;
5633 }
5634
5635 static int i855_get_display_clock_speed(struct drm_device *dev)
5636 {
5637 u16 hpllcc = 0;
5638 /* Assume that the hardware is in the high speed state. This
5639 * should be the default.
5640 */
5641 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
5642 case GC_CLOCK_133_200:
5643 case GC_CLOCK_100_200:
5644 return 200000;
5645 case GC_CLOCK_166_250:
5646 return 250000;
5647 case GC_CLOCK_100_133:
5648 return 133000;
5649 }
5650
5651 /* Shouldn't happen */
5652 return 0;
5653 }
5654
5655 static int i830_get_display_clock_speed(struct drm_device *dev)
5656 {
5657 return 133000;
5658 }
5659
5660 static void
5661 intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den)
5662 {
5663 while (*num > DATA_LINK_M_N_MASK ||
5664 *den > DATA_LINK_M_N_MASK) {
5665 *num >>= 1;
5666 *den >>= 1;
5667 }
5668 }
5669
5670 static void compute_m_n(unsigned int m, unsigned int n,
5671 uint32_t *ret_m, uint32_t *ret_n)
5672 {
5673 *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX);
5674 *ret_m = div_u64((uint64_t) m * *ret_n, n);
5675 intel_reduce_m_n_ratio(ret_m, ret_n);
5676 }
5677
5678 void
5679 intel_link_compute_m_n(int bits_per_pixel, int nlanes,
5680 int pixel_clock, int link_clock,
5681 struct intel_link_m_n *m_n)
5682 {
5683 m_n->tu = 64;
5684
5685 compute_m_n(bits_per_pixel * pixel_clock,
5686 link_clock * nlanes * 8,
5687 &m_n->gmch_m, &m_n->gmch_n);
5688
5689 compute_m_n(pixel_clock, link_clock,
5690 &m_n->link_m, &m_n->link_n);
5691 }
5692
5693 static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
5694 {
5695 if (i915.panel_use_ssc >= 0)
5696 return i915.panel_use_ssc != 0;
5697 return dev_priv->vbt.lvds_use_ssc
5698 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
5699 }
5700
5701 static int i9xx_get_refclk(struct intel_crtc *crtc, int num_connectors)
5702 {
5703 struct drm_device *dev = crtc->base.dev;
5704 struct drm_i915_private *dev_priv = dev->dev_private;
5705 int refclk;
5706
5707 if (IS_VALLEYVIEW(dev)) {
5708 refclk = 100000;
5709 } else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) &&
5710 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
5711 refclk = dev_priv->vbt.lvds_ssc_freq;
5712 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk);
5713 } else if (!IS_GEN2(dev)) {
5714 refclk = 96000;
5715 } else {
5716 refclk = 48000;
5717 }
5718
5719 return refclk;
5720 }
5721
5722 static uint32_t pnv_dpll_compute_fp(struct dpll *dpll)
5723 {
5724 return (1 << dpll->n) << 16 | dpll->m2;
5725 }
5726
5727 static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll)
5728 {
5729 return dpll->n << 16 | dpll->m1 << 8 | dpll->m2;
5730 }
5731
5732 static void i9xx_update_pll_dividers(struct intel_crtc *crtc,
5733 struct intel_crtc_state *crtc_state,
5734 intel_clock_t *reduced_clock)
5735 {
5736 struct drm_device *dev = crtc->base.dev;
5737 u32 fp, fp2 = 0;
5738
5739 if (IS_PINEVIEW(dev)) {
5740 fp = pnv_dpll_compute_fp(&crtc_state->dpll);
5741 if (reduced_clock)
5742 fp2 = pnv_dpll_compute_fp(reduced_clock);
5743 } else {
5744 fp = i9xx_dpll_compute_fp(&crtc_state->dpll);
5745 if (reduced_clock)
5746 fp2 = i9xx_dpll_compute_fp(reduced_clock);
5747 }
5748
5749 crtc_state->dpll_hw_state.fp0 = fp;
5750
5751 crtc->lowfreq_avail = false;
5752 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) &&
5753 reduced_clock && i915.powersave) {
5754 crtc_state->dpll_hw_state.fp1 = fp2;
5755 crtc->lowfreq_avail = true;
5756 } else {
5757 crtc_state->dpll_hw_state.fp1 = fp;
5758 }
5759 }
5760
5761 static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe
5762 pipe)
5763 {
5764 u32 reg_val;
5765
5766 /*
5767 * PLLB opamp always calibrates to max value of 0x3f, force enable it
5768 * and set it to a reasonable value instead.
5769 */
5770 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));
5771 reg_val &= 0xffffff00;
5772 reg_val |= 0x00000030;
5773 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);
5774
5775 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);
5776 reg_val &= 0x8cffffff;
5777 reg_val = 0x8c000000;
5778 vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);
5779
5780 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));
5781 reg_val &= 0xffffff00;
5782 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);
5783
5784 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);
5785 reg_val &= 0x00ffffff;
5786 reg_val |= 0xb0000000;
5787 vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);
5788 }
5789
5790 static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc,
5791 struct intel_link_m_n *m_n)
5792 {
5793 struct drm_device *dev = crtc->base.dev;
5794 struct drm_i915_private *dev_priv = dev->dev_private;
5795 int pipe = crtc->pipe;
5796
5797 I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
5798 I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n);
5799 I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m);
5800 I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n);
5801 }
5802
5803 static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
5804 struct intel_link_m_n *m_n,
5805 struct intel_link_m_n *m2_n2)
5806 {
5807 struct drm_device *dev = crtc->base.dev;
5808 struct drm_i915_private *dev_priv = dev->dev_private;
5809 int pipe = crtc->pipe;
5810 enum transcoder transcoder = crtc->config->cpu_transcoder;
5811
5812 if (INTEL_INFO(dev)->gen >= 5) {
5813 I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m);
5814 I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n);
5815 I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m);
5816 I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n);
5817 /* M2_N2 registers to be set only for gen < 8 (M2_N2 available
5818 * for gen < 8) and if DRRS is supported (to make sure the
5819 * registers are not unnecessarily accessed).
5820 */
5821 if (m2_n2 && INTEL_INFO(dev)->gen < 8 &&
5822 crtc->config->has_drrs) {
5823 I915_WRITE(PIPE_DATA_M2(transcoder),
5824 TU_SIZE(m2_n2->tu) | m2_n2->gmch_m);
5825 I915_WRITE(PIPE_DATA_N2(transcoder), m2_n2->gmch_n);
5826 I915_WRITE(PIPE_LINK_M2(transcoder), m2_n2->link_m);
5827 I915_WRITE(PIPE_LINK_N2(transcoder), m2_n2->link_n);
5828 }
5829 } else {
5830 I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
5831 I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n);
5832 I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m);
5833 I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n);
5834 }
5835 }
5836
5837 void intel_dp_set_m_n(struct intel_crtc *crtc)
5838 {
5839 if (crtc->config->has_pch_encoder)
5840 intel_pch_transcoder_set_m_n(crtc, &crtc->config->dp_m_n);
5841 else
5842 intel_cpu_transcoder_set_m_n(crtc, &crtc->config->dp_m_n,
5843 &crtc->config->dp_m2_n2);
5844 }
5845
5846 static void vlv_update_pll(struct intel_crtc *crtc,
5847 struct intel_crtc_state *pipe_config)
5848 {
5849 u32 dpll, dpll_md;
5850
5851 /*
5852 * Enable DPIO clock input. We should never disable the reference
5853 * clock for pipe B, since VGA hotplug / manual detection depends
5854 * on it.
5855 */
5856 dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV |
5857 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV;
5858 /* We should never disable this, set it here for state tracking */
5859 if (crtc->pipe == PIPE_B)
5860 dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
5861 dpll |= DPLL_VCO_ENABLE;
5862 pipe_config->dpll_hw_state.dpll = dpll;
5863
5864 dpll_md = (pipe_config->pixel_multiplier - 1)
5865 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
5866 pipe_config->dpll_hw_state.dpll_md = dpll_md;
5867 }
5868
5869 static void vlv_prepare_pll(struct intel_crtc *crtc,
5870 const struct intel_crtc_state *pipe_config)
5871 {
5872 struct drm_device *dev = crtc->base.dev;
5873 struct drm_i915_private *dev_priv = dev->dev_private;
5874 int pipe = crtc->pipe;
5875 u32 mdiv;
5876 u32 bestn, bestm1, bestm2, bestp1, bestp2;
5877 u32 coreclk, reg_val;
5878
5879 mutex_lock(&dev_priv->dpio_lock);
5880
5881 bestn = pipe_config->dpll.n;
5882 bestm1 = pipe_config->dpll.m1;
5883 bestm2 = pipe_config->dpll.m2;
5884 bestp1 = pipe_config->dpll.p1;
5885 bestp2 = pipe_config->dpll.p2;
5886
5887 /* See eDP HDMI DPIO driver vbios notes doc */
5888
5889 /* PLL B needs special handling */
5890 if (pipe == PIPE_B)
5891 vlv_pllb_recal_opamp(dev_priv, pipe);
5892
5893 /* Set up Tx target for periodic Rcomp update */
5894 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f);
5895
5896 /* Disable target IRef on PLL */
5897 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe));
5898 reg_val &= 0x00ffffff;
5899 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val);
5900
5901 /* Disable fast lock */
5902 vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610);
5903
5904 /* Set idtafcrecal before PLL is enabled */
5905 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
5906 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
5907 mdiv |= ((bestn << DPIO_N_SHIFT));
5908 mdiv |= (1 << DPIO_K_SHIFT);
5909
5910 /*
5911 * Post divider depends on pixel clock rate, DAC vs digital (and LVDS,
5912 * but we don't support that).
5913 * Note: don't use the DAC post divider as it seems unstable.
5914 */
5915 mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT);
5916 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);
5917
5918 mdiv |= DPIO_ENABLE_CALIBRATION;
5919 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);
5920
5921 /* Set HBR and RBR LPF coefficients */
5922 if (pipe_config->port_clock == 162000 ||
5923 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG) ||
5924 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
5925 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),
5926 0x009f0003);
5927 else
5928 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),
5929 0x00d0000f);
5930
5931 if (pipe_config->has_dp_encoder) {
5932 /* Use SSC source */
5933 if (pipe == PIPE_A)
5934 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
5935 0x0df40000);
5936 else
5937 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
5938 0x0df70000);
5939 } else { /* HDMI or VGA */
5940 /* Use bend source */
5941 if (pipe == PIPE_A)
5942 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
5943 0x0df70000);
5944 else
5945 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
5946 0x0df40000);
5947 }
5948
5949 coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe));
5950 coreclk = (coreclk & 0x0000ff00) | 0x01c00000;
5951 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
5952 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
5953 coreclk |= 0x01000000;
5954 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk);
5955
5956 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000);
5957 mutex_unlock(&dev_priv->dpio_lock);
5958 }
5959
5960 static void chv_update_pll(struct intel_crtc *crtc,
5961 struct intel_crtc_state *pipe_config)
5962 {
5963 pipe_config->dpll_hw_state.dpll = DPLL_SSC_REF_CLOCK_CHV |
5964 DPLL_REFA_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS |
5965 DPLL_VCO_ENABLE;
5966 if (crtc->pipe != PIPE_A)
5967 pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
5968
5969 pipe_config->dpll_hw_state.dpll_md =
5970 (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
5971 }
5972
5973 static void chv_prepare_pll(struct intel_crtc *crtc,
5974 const struct intel_crtc_state *pipe_config)
5975 {
5976 struct drm_device *dev = crtc->base.dev;
5977 struct drm_i915_private *dev_priv = dev->dev_private;
5978 int pipe = crtc->pipe;
5979 int dpll_reg = DPLL(crtc->pipe);
5980 enum dpio_channel port = vlv_pipe_to_channel(pipe);
5981 u32 loopfilter, intcoeff;
5982 u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac;
5983 int refclk;
5984
5985 bestn = pipe_config->dpll.n;
5986 bestm2_frac = pipe_config->dpll.m2 & 0x3fffff;
5987 bestm1 = pipe_config->dpll.m1;
5988 bestm2 = pipe_config->dpll.m2 >> 22;
5989 bestp1 = pipe_config->dpll.p1;
5990 bestp2 = pipe_config->dpll.p2;
5991
5992 /*
5993 * Enable Refclk and SSC
5994 */
5995 I915_WRITE(dpll_reg,
5996 pipe_config->dpll_hw_state.dpll & ~DPLL_VCO_ENABLE);
5997
5998 mutex_lock(&dev_priv->dpio_lock);
5999
6000 /* p1 and p2 divider */
6001 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port),
6002 5 << DPIO_CHV_S1_DIV_SHIFT |
6003 bestp1 << DPIO_CHV_P1_DIV_SHIFT |
6004 bestp2 << DPIO_CHV_P2_DIV_SHIFT |
6005 1 << DPIO_CHV_K_DIV_SHIFT);
6006
6007 /* Feedback post-divider - m2 */
6008 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2);
6009
6010 /* Feedback refclk divider - n and m1 */
6011 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port),
6012 DPIO_CHV_M1_DIV_BY_2 |
6013 1 << DPIO_CHV_N_DIV_SHIFT);
6014
6015 /* M2 fraction division */
6016 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac);
6017
6018 /* M2 fraction division enable */
6019 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port),
6020 DPIO_CHV_FRAC_DIV_EN |
6021 (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT));
6022
6023 /* Loop filter */
6024 refclk = i9xx_get_refclk(crtc, 0);
6025 loopfilter = 5 << DPIO_CHV_PROP_COEFF_SHIFT |
6026 2 << DPIO_CHV_GAIN_CTRL_SHIFT;
6027 if (refclk == 100000)
6028 intcoeff = 11;
6029 else if (refclk == 38400)
6030 intcoeff = 10;
6031 else
6032 intcoeff = 9;
6033 loopfilter |= intcoeff << DPIO_CHV_INT_COEFF_SHIFT;
6034 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter);
6035
6036 /* AFC Recal */
6037 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port),
6038 vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) |
6039 DPIO_AFC_RECAL);
6040
6041 mutex_unlock(&dev_priv->dpio_lock);
6042 }
6043
6044 /**
6045 * vlv_force_pll_on - forcibly enable just the PLL
6046 * @dev_priv: i915 private structure
6047 * @pipe: pipe PLL to enable
6048 * @dpll: PLL configuration
6049 *
6050 * Enable the PLL for @pipe using the supplied @dpll config. To be used
6051 * in cases where we need the PLL enabled even when @pipe is not going to
6052 * be enabled.
6053 */
6054 void vlv_force_pll_on(struct drm_device *dev, enum pipe pipe,
6055 const struct dpll *dpll)
6056 {
6057 struct intel_crtc *crtc =
6058 to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe));
6059 struct intel_crtc_state pipe_config = {
6060 .pixel_multiplier = 1,
6061 .dpll = *dpll,
6062 };
6063
6064 if (IS_CHERRYVIEW(dev)) {
6065 chv_update_pll(crtc, &pipe_config);
6066 chv_prepare_pll(crtc, &pipe_config);
6067 chv_enable_pll(crtc, &pipe_config);
6068 } else {
6069 vlv_update_pll(crtc, &pipe_config);
6070 vlv_prepare_pll(crtc, &pipe_config);
6071 vlv_enable_pll(crtc, &pipe_config);
6072 }
6073 }
6074
6075 /**
6076 * vlv_force_pll_off - forcibly disable just the PLL
6077 * @dev_priv: i915 private structure
6078 * @pipe: pipe PLL to disable
6079 *
6080 * Disable the PLL for @pipe. To be used in cases where we need
6081 * the PLL enabled even when @pipe is not going to be enabled.
6082 */
6083 void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe)
6084 {
6085 if (IS_CHERRYVIEW(dev))
6086 chv_disable_pll(to_i915(dev), pipe);
6087 else
6088 vlv_disable_pll(to_i915(dev), pipe);
6089 }
6090
6091 static void i9xx_update_pll(struct intel_crtc *crtc,
6092 struct intel_crtc_state *crtc_state,
6093 intel_clock_t *reduced_clock,
6094 int num_connectors)
6095 {
6096 struct drm_device *dev = crtc->base.dev;
6097 struct drm_i915_private *dev_priv = dev->dev_private;
6098 u32 dpll;
6099 bool is_sdvo;
6100 struct dpll *clock = &crtc_state->dpll;
6101
6102 i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock);
6103
6104 is_sdvo = intel_pipe_will_have_type(crtc, INTEL_OUTPUT_SDVO) ||
6105 intel_pipe_will_have_type(crtc, INTEL_OUTPUT_HDMI);
6106
6107 dpll = DPLL_VGA_MODE_DIS;
6108
6109 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS))
6110 dpll |= DPLLB_MODE_LVDS;
6111 else
6112 dpll |= DPLLB_MODE_DAC_SERIAL;
6113
6114 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
6115 dpll |= (crtc_state->pixel_multiplier - 1)
6116 << SDVO_MULTIPLIER_SHIFT_HIRES;
6117 }
6118
6119 if (is_sdvo)
6120 dpll |= DPLL_SDVO_HIGH_SPEED;
6121
6122 if (crtc_state->has_dp_encoder)
6123 dpll |= DPLL_SDVO_HIGH_SPEED;
6124
6125 /* compute bitmask from p1 value */
6126 if (IS_PINEVIEW(dev))
6127 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
6128 else {
6129 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
6130 if (IS_G4X(dev) && reduced_clock)
6131 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
6132 }
6133 switch (clock->p2) {
6134 case 5:
6135 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
6136 break;
6137 case 7:
6138 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
6139 break;
6140 case 10:
6141 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
6142 break;
6143 case 14:
6144 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
6145 break;
6146 }
6147 if (INTEL_INFO(dev)->gen >= 4)
6148 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
6149
6150 if (crtc_state->sdvo_tv_clock)
6151 dpll |= PLL_REF_INPUT_TVCLKINBC;
6152 else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) &&
6153 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
6154 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
6155 else
6156 dpll |= PLL_REF_INPUT_DREFCLK;
6157
6158 dpll |= DPLL_VCO_ENABLE;
6159 crtc_state->dpll_hw_state.dpll = dpll;
6160
6161 if (INTEL_INFO(dev)->gen >= 4) {
6162 u32 dpll_md = (crtc_state->pixel_multiplier - 1)
6163 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
6164 crtc_state->dpll_hw_state.dpll_md = dpll_md;
6165 }
6166 }
6167
6168 static void i8xx_update_pll(struct intel_crtc *crtc,
6169 struct intel_crtc_state *crtc_state,
6170 intel_clock_t *reduced_clock,
6171 int num_connectors)
6172 {
6173 struct drm_device *dev = crtc->base.dev;
6174 struct drm_i915_private *dev_priv = dev->dev_private;
6175 u32 dpll;
6176 struct dpll *clock = &crtc_state->dpll;
6177
6178 i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock);
6179
6180 dpll = DPLL_VGA_MODE_DIS;
6181
6182 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) {
6183 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
6184 } else {
6185 if (clock->p1 == 2)
6186 dpll |= PLL_P1_DIVIDE_BY_TWO;
6187 else
6188 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
6189 if (clock->p2 == 4)
6190 dpll |= PLL_P2_DIVIDE_BY_4;
6191 }
6192
6193 if (!IS_I830(dev) && intel_pipe_will_have_type(crtc, INTEL_OUTPUT_DVO))
6194 dpll |= DPLL_DVO_2X_MODE;
6195
6196 if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) &&
6197 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
6198 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
6199 else
6200 dpll |= PLL_REF_INPUT_DREFCLK;
6201
6202 dpll |= DPLL_VCO_ENABLE;
6203 crtc_state->dpll_hw_state.dpll = dpll;
6204 }
6205
6206 static void intel_set_pipe_timings(struct intel_crtc *intel_crtc)
6207 {
6208 struct drm_device *dev = intel_crtc->base.dev;
6209 struct drm_i915_private *dev_priv = dev->dev_private;
6210 enum pipe pipe = intel_crtc->pipe;
6211 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
6212 struct drm_display_mode *adjusted_mode =
6213 &intel_crtc->config->base.adjusted_mode;
6214 uint32_t crtc_vtotal, crtc_vblank_end;
6215 int vsyncshift = 0;
6216
6217 /* We need to be careful not to changed the adjusted mode, for otherwise
6218 * the hw state checker will get angry at the mismatch. */
6219 crtc_vtotal = adjusted_mode->crtc_vtotal;
6220 crtc_vblank_end = adjusted_mode->crtc_vblank_end;
6221
6222 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
6223 /* the chip adds 2 halflines automatically */
6224 crtc_vtotal -= 1;
6225 crtc_vblank_end -= 1;
6226
6227 if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))
6228 vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2;
6229 else
6230 vsyncshift = adjusted_mode->crtc_hsync_start -
6231 adjusted_mode->crtc_htotal / 2;
6232 if (vsyncshift < 0)
6233 vsyncshift += adjusted_mode->crtc_htotal;
6234 }
6235
6236 if (INTEL_INFO(dev)->gen > 3)
6237 I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift);
6238
6239 I915_WRITE(HTOTAL(cpu_transcoder),
6240 (adjusted_mode->crtc_hdisplay - 1) |
6241 ((adjusted_mode->crtc_htotal - 1) << 16));
6242 I915_WRITE(HBLANK(cpu_transcoder),
6243 (adjusted_mode->crtc_hblank_start - 1) |
6244 ((adjusted_mode->crtc_hblank_end - 1) << 16));
6245 I915_WRITE(HSYNC(cpu_transcoder),
6246 (adjusted_mode->crtc_hsync_start - 1) |
6247 ((adjusted_mode->crtc_hsync_end - 1) << 16));
6248
6249 I915_WRITE(VTOTAL(cpu_transcoder),
6250 (adjusted_mode->crtc_vdisplay - 1) |
6251 ((crtc_vtotal - 1) << 16));
6252 I915_WRITE(VBLANK(cpu_transcoder),
6253 (adjusted_mode->crtc_vblank_start - 1) |
6254 ((crtc_vblank_end - 1) << 16));
6255 I915_WRITE(VSYNC(cpu_transcoder),
6256 (adjusted_mode->crtc_vsync_start - 1) |
6257 ((adjusted_mode->crtc_vsync_end - 1) << 16));
6258
6259 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
6260 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
6261 * documented on the DDI_FUNC_CTL register description, EDP Input Select
6262 * bits. */
6263 if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP &&
6264 (pipe == PIPE_B || pipe == PIPE_C))
6265 I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder)));
6266
6267 /* pipesrc controls the size that is scaled from, which should
6268 * always be the user's requested size.
6269 */
6270 I915_WRITE(PIPESRC(pipe),
6271 ((intel_crtc->config->pipe_src_w - 1) << 16) |
6272 (intel_crtc->config->pipe_src_h - 1));
6273 }
6274
6275 static void intel_get_pipe_timings(struct intel_crtc *crtc,
6276 struct intel_crtc_state *pipe_config)
6277 {
6278 struct drm_device *dev = crtc->base.dev;
6279 struct drm_i915_private *dev_priv = dev->dev_private;
6280 enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
6281 uint32_t tmp;
6282
6283 tmp = I915_READ(HTOTAL(cpu_transcoder));
6284 pipe_config->base.adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1;
6285 pipe_config->base.adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1;
6286 tmp = I915_READ(HBLANK(cpu_transcoder));
6287 pipe_config->base.adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1;
6288 pipe_config->base.adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1;
6289 tmp = I915_READ(HSYNC(cpu_transcoder));
6290 pipe_config->base.adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1;
6291 pipe_config->base.adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1;
6292
6293 tmp = I915_READ(VTOTAL(cpu_transcoder));
6294 pipe_config->base.adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1;
6295 pipe_config->base.adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1;
6296 tmp = I915_READ(VBLANK(cpu_transcoder));
6297 pipe_config->base.adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1;
6298 pipe_config->base.adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1;
6299 tmp = I915_READ(VSYNC(cpu_transcoder));
6300 pipe_config->base.adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1;
6301 pipe_config->base.adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1;
6302
6303 if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) {
6304 pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE;
6305 pipe_config->base.adjusted_mode.crtc_vtotal += 1;
6306 pipe_config->base.adjusted_mode.crtc_vblank_end += 1;
6307 }
6308
6309 tmp = I915_READ(PIPESRC(crtc->pipe));
6310 pipe_config->pipe_src_h = (tmp & 0xffff) + 1;
6311 pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1;
6312
6313 pipe_config->base.mode.vdisplay = pipe_config->pipe_src_h;
6314 pipe_config->base.mode.hdisplay = pipe_config->pipe_src_w;
6315 }
6316
6317 void intel_mode_from_pipe_config(struct drm_display_mode *mode,
6318 struct intel_crtc_state *pipe_config)
6319 {
6320 mode->hdisplay = pipe_config->base.adjusted_mode.crtc_hdisplay;
6321 mode->htotal = pipe_config->base.adjusted_mode.crtc_htotal;
6322 mode->hsync_start = pipe_config->base.adjusted_mode.crtc_hsync_start;
6323 mode->hsync_end = pipe_config->base.adjusted_mode.crtc_hsync_end;
6324
6325 mode->vdisplay = pipe_config->base.adjusted_mode.crtc_vdisplay;
6326 mode->vtotal = pipe_config->base.adjusted_mode.crtc_vtotal;
6327 mode->vsync_start = pipe_config->base.adjusted_mode.crtc_vsync_start;
6328 mode->vsync_end = pipe_config->base.adjusted_mode.crtc_vsync_end;
6329
6330 mode->flags = pipe_config->base.adjusted_mode.flags;
6331
6332 mode->clock = pipe_config->base.adjusted_mode.crtc_clock;
6333 mode->flags |= pipe_config->base.adjusted_mode.flags;
6334 }
6335
6336 static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc)
6337 {
6338 struct drm_device *dev = intel_crtc->base.dev;
6339 struct drm_i915_private *dev_priv = dev->dev_private;
6340 uint32_t pipeconf;
6341
6342 pipeconf = 0;
6343
6344 if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
6345 (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
6346 pipeconf |= I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE;
6347
6348 if (intel_crtc->config->double_wide)
6349 pipeconf |= PIPECONF_DOUBLE_WIDE;
6350
6351 /* only g4x and later have fancy bpc/dither controls */
6352 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
6353 /* Bspec claims that we can't use dithering for 30bpp pipes. */
6354 if (intel_crtc->config->dither && intel_crtc->config->pipe_bpp != 30)
6355 pipeconf |= PIPECONF_DITHER_EN |
6356 PIPECONF_DITHER_TYPE_SP;
6357
6358 switch (intel_crtc->config->pipe_bpp) {
6359 case 18:
6360 pipeconf |= PIPECONF_6BPC;
6361 break;
6362 case 24:
6363 pipeconf |= PIPECONF_8BPC;
6364 break;
6365 case 30:
6366 pipeconf |= PIPECONF_10BPC;
6367 break;
6368 default:
6369 /* Case prevented by intel_choose_pipe_bpp_dither. */
6370 BUG();
6371 }
6372 }
6373
6374 if (HAS_PIPE_CXSR(dev)) {
6375 if (intel_crtc->lowfreq_avail) {
6376 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
6377 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
6378 } else {
6379 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
6380 }
6381 }
6382
6383 if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) {
6384 if (INTEL_INFO(dev)->gen < 4 ||
6385 intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))
6386 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
6387 else
6388 pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT;
6389 } else
6390 pipeconf |= PIPECONF_PROGRESSIVE;
6391
6392 if (IS_VALLEYVIEW(dev) && intel_crtc->config->limited_color_range)
6393 pipeconf |= PIPECONF_COLOR_RANGE_SELECT;
6394
6395 I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf);
6396 POSTING_READ(PIPECONF(intel_crtc->pipe));
6397 }
6398
6399 static int i9xx_crtc_compute_clock(struct intel_crtc *crtc,
6400 struct intel_crtc_state *crtc_state)
6401 {
6402 struct drm_device *dev = crtc->base.dev;
6403 struct drm_i915_private *dev_priv = dev->dev_private;
6404 int refclk, num_connectors = 0;
6405 intel_clock_t clock, reduced_clock;
6406 bool ok, has_reduced_clock = false;
6407 bool is_lvds = false, is_dsi = false;
6408 struct intel_encoder *encoder;
6409 const intel_limit_t *limit;
6410
6411 for_each_intel_encoder(dev, encoder) {
6412 if (encoder->new_crtc != crtc)
6413 continue;
6414
6415 switch (encoder->type) {
6416 case INTEL_OUTPUT_LVDS:
6417 is_lvds = true;
6418 break;
6419 case INTEL_OUTPUT_DSI:
6420 is_dsi = true;
6421 break;
6422 default:
6423 break;
6424 }
6425
6426 num_connectors++;
6427 }
6428
6429 if (is_dsi)
6430 return 0;
6431
6432 if (!crtc_state->clock_set) {
6433 refclk = i9xx_get_refclk(crtc, num_connectors);
6434
6435 /*
6436 * Returns a set of divisors for the desired target clock with
6437 * the given refclk, or FALSE. The returned values represent
6438 * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n +
6439 * 2) / p1 / p2.
6440 */
6441 limit = intel_limit(crtc, refclk);
6442 ok = dev_priv->display.find_dpll(limit, crtc,
6443 crtc_state->port_clock,
6444 refclk, NULL, &clock);
6445 if (!ok) {
6446 DRM_ERROR("Couldn't find PLL settings for mode!\n");
6447 return -EINVAL;
6448 }
6449
6450 if (is_lvds && dev_priv->lvds_downclock_avail) {
6451 /*
6452 * Ensure we match the reduced clock's P to the target
6453 * clock. If the clocks don't match, we can't switch
6454 * the display clock by using the FP0/FP1. In such case
6455 * we will disable the LVDS downclock feature.
6456 */
6457 has_reduced_clock =
6458 dev_priv->display.find_dpll(limit, crtc,
6459 dev_priv->lvds_downclock,
6460 refclk, &clock,
6461 &reduced_clock);
6462 }
6463 /* Compat-code for transition, will disappear. */
6464 crtc_state->dpll.n = clock.n;
6465 crtc_state->dpll.m1 = clock.m1;
6466 crtc_state->dpll.m2 = clock.m2;
6467 crtc_state->dpll.p1 = clock.p1;
6468 crtc_state->dpll.p2 = clock.p2;
6469 }
6470
6471 if (IS_GEN2(dev)) {
6472 i8xx_update_pll(crtc, crtc_state,
6473 has_reduced_clock ? &reduced_clock : NULL,
6474 num_connectors);
6475 } else if (IS_CHERRYVIEW(dev)) {
6476 chv_update_pll(crtc, crtc_state);
6477 } else if (IS_VALLEYVIEW(dev)) {
6478 vlv_update_pll(crtc, crtc_state);
6479 } else {
6480 i9xx_update_pll(crtc, crtc_state,
6481 has_reduced_clock ? &reduced_clock : NULL,
6482 num_connectors);
6483 }
6484
6485 return 0;
6486 }
6487
6488 static void i9xx_get_pfit_config(struct intel_crtc *crtc,
6489 struct intel_crtc_state *pipe_config)
6490 {
6491 struct drm_device *dev = crtc->base.dev;
6492 struct drm_i915_private *dev_priv = dev->dev_private;
6493 uint32_t tmp;
6494
6495 if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev)))
6496 return;
6497
6498 tmp = I915_READ(PFIT_CONTROL);
6499 if (!(tmp & PFIT_ENABLE))
6500 return;
6501
6502 /* Check whether the pfit is attached to our pipe. */
6503 if (INTEL_INFO(dev)->gen < 4) {
6504 if (crtc->pipe != PIPE_B)
6505 return;
6506 } else {
6507 if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT))
6508 return;
6509 }
6510
6511 pipe_config->gmch_pfit.control = tmp;
6512 pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS);
6513 if (INTEL_INFO(dev)->gen < 5)
6514 pipe_config->gmch_pfit.lvds_border_bits =
6515 I915_READ(LVDS) & LVDS_BORDER_ENABLE;
6516 }
6517
6518 static void vlv_crtc_clock_get(struct intel_crtc *crtc,
6519 struct intel_crtc_state *pipe_config)
6520 {
6521 struct drm_device *dev = crtc->base.dev;
6522 struct drm_i915_private *dev_priv = dev->dev_private;
6523 int pipe = pipe_config->cpu_transcoder;
6524 intel_clock_t clock;
6525 u32 mdiv;
6526 int refclk = 100000;
6527
6528 /* In case of MIPI DPLL will not even be used */
6529 if (!(pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE))
6530 return;
6531
6532 mutex_lock(&dev_priv->dpio_lock);
6533 mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe));
6534 mutex_unlock(&dev_priv->dpio_lock);
6535
6536 clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7;
6537 clock.m2 = mdiv & DPIO_M2DIV_MASK;
6538 clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf;
6539 clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7;
6540 clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f;
6541
6542 vlv_clock(refclk, &clock);
6543
6544 /* clock.dot is the fast clock */
6545 pipe_config->port_clock = clock.dot / 5;
6546 }
6547
6548 static void i9xx_get_plane_config(struct intel_crtc *crtc,
6549 struct intel_plane_config *plane_config)
6550 {
6551 struct drm_device *dev = crtc->base.dev;
6552 struct drm_i915_private *dev_priv = dev->dev_private;
6553 u32 val, base, offset;
6554 int pipe = crtc->pipe, plane = crtc->plane;
6555 int fourcc, pixel_format;
6556 int aligned_height;
6557
6558 crtc->base.primary->fb = kzalloc(sizeof(struct intel_framebuffer), GFP_KERNEL);
6559 if (!crtc->base.primary->fb) {
6560 DRM_DEBUG_KMS("failed to alloc fb\n");
6561 return;
6562 }
6563
6564 val = I915_READ(DSPCNTR(plane));
6565
6566 if (INTEL_INFO(dev)->gen >= 4)
6567 if (val & DISPPLANE_TILED)
6568 plane_config->tiled = true;
6569
6570 pixel_format = val & DISPPLANE_PIXFORMAT_MASK;
6571 fourcc = intel_format_to_fourcc(pixel_format);
6572 crtc->base.primary->fb->pixel_format = fourcc;
6573 crtc->base.primary->fb->bits_per_pixel =
6574 drm_format_plane_cpp(fourcc, 0) * 8;
6575
6576 if (INTEL_INFO(dev)->gen >= 4) {
6577 if (plane_config->tiled)
6578 offset = I915_READ(DSPTILEOFF(plane));
6579 else
6580 offset = I915_READ(DSPLINOFF(plane));
6581 base = I915_READ(DSPSURF(plane)) & 0xfffff000;
6582 } else {
6583 base = I915_READ(DSPADDR(plane));
6584 }
6585 plane_config->base = base;
6586
6587 val = I915_READ(PIPESRC(pipe));
6588 crtc->base.primary->fb->width = ((val >> 16) & 0xfff) + 1;
6589 crtc->base.primary->fb->height = ((val >> 0) & 0xfff) + 1;
6590
6591 val = I915_READ(DSPSTRIDE(pipe));
6592 crtc->base.primary->fb->pitches[0] = val & 0xffffffc0;
6593
6594 aligned_height = intel_align_height(dev, crtc->base.primary->fb->height,
6595 plane_config->tiled);
6596
6597 plane_config->size = PAGE_ALIGN(crtc->base.primary->fb->pitches[0] *
6598 aligned_height);
6599
6600 DRM_DEBUG_KMS("pipe/plane %d/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
6601 pipe, plane, crtc->base.primary->fb->width,
6602 crtc->base.primary->fb->height,
6603 crtc->base.primary->fb->bits_per_pixel, base,
6604 crtc->base.primary->fb->pitches[0],
6605 plane_config->size);
6606
6607 }
6608
6609 static void chv_crtc_clock_get(struct intel_crtc *crtc,
6610 struct intel_crtc_state *pipe_config)
6611 {
6612 struct drm_device *dev = crtc->base.dev;
6613 struct drm_i915_private *dev_priv = dev->dev_private;
6614 int pipe = pipe_config->cpu_transcoder;
6615 enum dpio_channel port = vlv_pipe_to_channel(pipe);
6616 intel_clock_t clock;
6617 u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2;
6618 int refclk = 100000;
6619
6620 mutex_lock(&dev_priv->dpio_lock);
6621 cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port));
6622 pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port));
6623 pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port));
6624 pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port));
6625 mutex_unlock(&dev_priv->dpio_lock);
6626
6627 clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0;
6628 clock.m2 = ((pll_dw0 & 0xff) << 22) | (pll_dw2 & 0x3fffff);
6629 clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf;
6630 clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7;
6631 clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f;
6632
6633 chv_clock(refclk, &clock);
6634
6635 /* clock.dot is the fast clock */
6636 pipe_config->port_clock = clock.dot / 5;
6637 }
6638
6639 static bool i9xx_get_pipe_config(struct intel_crtc *crtc,
6640 struct intel_crtc_state *pipe_config)
6641 {
6642 struct drm_device *dev = crtc->base.dev;
6643 struct drm_i915_private *dev_priv = dev->dev_private;
6644 uint32_t tmp;
6645
6646 if (!intel_display_power_is_enabled(dev_priv,
6647 POWER_DOMAIN_PIPE(crtc->pipe)))
6648 return false;
6649
6650 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
6651 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
6652
6653 tmp = I915_READ(PIPECONF(crtc->pipe));
6654 if (!(tmp & PIPECONF_ENABLE))
6655 return false;
6656
6657 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
6658 switch (tmp & PIPECONF_BPC_MASK) {
6659 case PIPECONF_6BPC:
6660 pipe_config->pipe_bpp = 18;
6661 break;
6662 case PIPECONF_8BPC:
6663 pipe_config->pipe_bpp = 24;
6664 break;
6665 case PIPECONF_10BPC:
6666 pipe_config->pipe_bpp = 30;
6667 break;
6668 default:
6669 break;
6670 }
6671 }
6672
6673 if (IS_VALLEYVIEW(dev) && (tmp & PIPECONF_COLOR_RANGE_SELECT))
6674 pipe_config->limited_color_range = true;
6675
6676 if (INTEL_INFO(dev)->gen < 4)
6677 pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE;
6678
6679 intel_get_pipe_timings(crtc, pipe_config);
6680
6681 i9xx_get_pfit_config(crtc, pipe_config);
6682
6683 if (INTEL_INFO(dev)->gen >= 4) {
6684 tmp = I915_READ(DPLL_MD(crtc->pipe));
6685 pipe_config->pixel_multiplier =
6686 ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK)
6687 >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1;
6688 pipe_config->dpll_hw_state.dpll_md = tmp;
6689 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
6690 tmp = I915_READ(DPLL(crtc->pipe));
6691 pipe_config->pixel_multiplier =
6692 ((tmp & SDVO_MULTIPLIER_MASK)
6693 >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1;
6694 } else {
6695 /* Note that on i915G/GM the pixel multiplier is in the sdvo
6696 * port and will be fixed up in the encoder->get_config
6697 * function. */
6698 pipe_config->pixel_multiplier = 1;
6699 }
6700 pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe));
6701 if (!IS_VALLEYVIEW(dev)) {
6702 /*
6703 * DPLL_DVO_2X_MODE must be enabled for both DPLLs
6704 * on 830. Filter it out here so that we don't
6705 * report errors due to that.
6706 */
6707 if (IS_I830(dev))
6708 pipe_config->dpll_hw_state.dpll &= ~DPLL_DVO_2X_MODE;
6709
6710 pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe));
6711 pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe));
6712 } else {
6713 /* Mask out read-only status bits. */
6714 pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV |
6715 DPLL_PORTC_READY_MASK |
6716 DPLL_PORTB_READY_MASK);
6717 }
6718
6719 if (IS_CHERRYVIEW(dev))
6720 chv_crtc_clock_get(crtc, pipe_config);
6721 else if (IS_VALLEYVIEW(dev))
6722 vlv_crtc_clock_get(crtc, pipe_config);
6723 else
6724 i9xx_crtc_clock_get(crtc, pipe_config);
6725
6726 return true;
6727 }
6728
6729 static void ironlake_init_pch_refclk(struct drm_device *dev)
6730 {
6731 struct drm_i915_private *dev_priv = dev->dev_private;
6732 struct intel_encoder *encoder;
6733 u32 val, final;
6734 bool has_lvds = false;
6735 bool has_cpu_edp = false;
6736 bool has_panel = false;
6737 bool has_ck505 = false;
6738 bool can_ssc = false;
6739
6740 /* We need to take the global config into account */
6741 for_each_intel_encoder(dev, encoder) {
6742 switch (encoder->type) {
6743 case INTEL_OUTPUT_LVDS:
6744 has_panel = true;
6745 has_lvds = true;
6746 break;
6747 case INTEL_OUTPUT_EDP:
6748 has_panel = true;
6749 if (enc_to_dig_port(&encoder->base)->port == PORT_A)
6750 has_cpu_edp = true;
6751 break;
6752 default:
6753 break;
6754 }
6755 }
6756
6757 if (HAS_PCH_IBX(dev)) {
6758 has_ck505 = dev_priv->vbt.display_clock_mode;
6759 can_ssc = has_ck505;
6760 } else {
6761 has_ck505 = false;
6762 can_ssc = true;
6763 }
6764
6765 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n",
6766 has_panel, has_lvds, has_ck505);
6767
6768 /* Ironlake: try to setup display ref clock before DPLL
6769 * enabling. This is only under driver's control after
6770 * PCH B stepping, previous chipset stepping should be
6771 * ignoring this setting.
6772 */
6773 val = I915_READ(PCH_DREF_CONTROL);
6774
6775 /* As we must carefully and slowly disable/enable each source in turn,
6776 * compute the final state we want first and check if we need to
6777 * make any changes at all.
6778 */
6779 final = val;
6780 final &= ~DREF_NONSPREAD_SOURCE_MASK;
6781 if (has_ck505)
6782 final |= DREF_NONSPREAD_CK505_ENABLE;
6783 else
6784 final |= DREF_NONSPREAD_SOURCE_ENABLE;
6785
6786 final &= ~DREF_SSC_SOURCE_MASK;
6787 final &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
6788 final &= ~DREF_SSC1_ENABLE;
6789
6790 if (has_panel) {
6791 final |= DREF_SSC_SOURCE_ENABLE;
6792
6793 if (intel_panel_use_ssc(dev_priv) && can_ssc)
6794 final |= DREF_SSC1_ENABLE;
6795
6796 if (has_cpu_edp) {
6797 if (intel_panel_use_ssc(dev_priv) && can_ssc)
6798 final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
6799 else
6800 final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
6801 } else
6802 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6803 } else {
6804 final |= DREF_SSC_SOURCE_DISABLE;
6805 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6806 }
6807
6808 if (final == val)
6809 return;
6810
6811 /* Always enable nonspread source */
6812 val &= ~DREF_NONSPREAD_SOURCE_MASK;
6813
6814 if (has_ck505)
6815 val |= DREF_NONSPREAD_CK505_ENABLE;
6816 else
6817 val |= DREF_NONSPREAD_SOURCE_ENABLE;
6818
6819 if (has_panel) {
6820 val &= ~DREF_SSC_SOURCE_MASK;
6821 val |= DREF_SSC_SOURCE_ENABLE;
6822
6823 /* SSC must be turned on before enabling the CPU output */
6824 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
6825 DRM_DEBUG_KMS("Using SSC on panel\n");
6826 val |= DREF_SSC1_ENABLE;
6827 } else
6828 val &= ~DREF_SSC1_ENABLE;
6829
6830 /* Get SSC going before enabling the outputs */
6831 I915_WRITE(PCH_DREF_CONTROL, val);
6832 POSTING_READ(PCH_DREF_CONTROL);
6833 udelay(200);
6834
6835 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
6836
6837 /* Enable CPU source on CPU attached eDP */
6838 if (has_cpu_edp) {
6839 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
6840 DRM_DEBUG_KMS("Using SSC on eDP\n");
6841 val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
6842 } else
6843 val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
6844 } else
6845 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6846
6847 I915_WRITE(PCH_DREF_CONTROL, val);
6848 POSTING_READ(PCH_DREF_CONTROL);
6849 udelay(200);
6850 } else {
6851 DRM_DEBUG_KMS("Disabling SSC entirely\n");
6852
6853 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
6854
6855 /* Turn off CPU output */
6856 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6857
6858 I915_WRITE(PCH_DREF_CONTROL, val);
6859 POSTING_READ(PCH_DREF_CONTROL);
6860 udelay(200);
6861
6862 /* Turn off the SSC source */
6863 val &= ~DREF_SSC_SOURCE_MASK;
6864 val |= DREF_SSC_SOURCE_DISABLE;
6865
6866 /* Turn off SSC1 */
6867 val &= ~DREF_SSC1_ENABLE;
6868
6869 I915_WRITE(PCH_DREF_CONTROL, val);
6870 POSTING_READ(PCH_DREF_CONTROL);
6871 udelay(200);
6872 }
6873
6874 BUG_ON(val != final);
6875 }
6876
6877 static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv)
6878 {
6879 uint32_t tmp;
6880
6881 tmp = I915_READ(SOUTH_CHICKEN2);
6882 tmp |= FDI_MPHY_IOSFSB_RESET_CTL;
6883 I915_WRITE(SOUTH_CHICKEN2, tmp);
6884
6885 if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) &
6886 FDI_MPHY_IOSFSB_RESET_STATUS, 100))
6887 DRM_ERROR("FDI mPHY reset assert timeout\n");
6888
6889 tmp = I915_READ(SOUTH_CHICKEN2);
6890 tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL;
6891 I915_WRITE(SOUTH_CHICKEN2, tmp);
6892
6893 if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) &
6894 FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100))
6895 DRM_ERROR("FDI mPHY reset de-assert timeout\n");
6896 }
6897
6898 /* WaMPhyProgramming:hsw */
6899 static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv)
6900 {
6901 uint32_t tmp;
6902
6903 tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY);
6904 tmp &= ~(0xFF << 24);
6905 tmp |= (0x12 << 24);
6906 intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY);
6907
6908 tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY);
6909 tmp |= (1 << 11);
6910 intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY);
6911
6912 tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY);
6913 tmp |= (1 << 11);
6914 intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY);
6915
6916 tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY);
6917 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
6918 intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY);
6919
6920 tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY);
6921 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
6922 intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY);
6923
6924 tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY);
6925 tmp &= ~(7 << 13);
6926 tmp |= (5 << 13);
6927 intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY);
6928
6929 tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY);
6930 tmp &= ~(7 << 13);
6931 tmp |= (5 << 13);
6932 intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY);
6933
6934 tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY);
6935 tmp &= ~0xFF;
6936 tmp |= 0x1C;
6937 intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY);
6938
6939 tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY);
6940 tmp &= ~0xFF;
6941 tmp |= 0x1C;
6942 intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY);
6943
6944 tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY);
6945 tmp &= ~(0xFF << 16);
6946 tmp |= (0x1C << 16);
6947 intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY);
6948
6949 tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY);
6950 tmp &= ~(0xFF << 16);
6951 tmp |= (0x1C << 16);
6952 intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY);
6953
6954 tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY);
6955 tmp |= (1 << 27);
6956 intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY);
6957
6958 tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY);
6959 tmp |= (1 << 27);
6960 intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY);
6961
6962 tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY);
6963 tmp &= ~(0xF << 28);
6964 tmp |= (4 << 28);
6965 intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY);
6966
6967 tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY);
6968 tmp &= ~(0xF << 28);
6969 tmp |= (4 << 28);
6970 intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY);
6971 }
6972
6973 /* Implements 3 different sequences from BSpec chapter "Display iCLK
6974 * Programming" based on the parameters passed:
6975 * - Sequence to enable CLKOUT_DP
6976 * - Sequence to enable CLKOUT_DP without spread
6977 * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O
6978 */
6979 static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread,
6980 bool with_fdi)
6981 {
6982 struct drm_i915_private *dev_priv = dev->dev_private;
6983 uint32_t reg, tmp;
6984
6985 if (WARN(with_fdi && !with_spread, "FDI requires downspread\n"))
6986 with_spread = true;
6987 if (WARN(dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE &&
6988 with_fdi, "LP PCH doesn't have FDI\n"))
6989 with_fdi = false;
6990
6991 mutex_lock(&dev_priv->dpio_lock);
6992
6993 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
6994 tmp &= ~SBI_SSCCTL_DISABLE;
6995 tmp |= SBI_SSCCTL_PATHALT;
6996 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
6997
6998 udelay(24);
6999
7000 if (with_spread) {
7001 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
7002 tmp &= ~SBI_SSCCTL_PATHALT;
7003 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
7004
7005 if (with_fdi) {
7006 lpt_reset_fdi_mphy(dev_priv);
7007 lpt_program_fdi_mphy(dev_priv);
7008 }
7009 }
7010
7011 reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ?
7012 SBI_GEN0 : SBI_DBUFF0;
7013 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
7014 tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE;
7015 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
7016
7017 mutex_unlock(&dev_priv->dpio_lock);
7018 }
7019
7020 /* Sequence to disable CLKOUT_DP */
7021 static void lpt_disable_clkout_dp(struct drm_device *dev)
7022 {
7023 struct drm_i915_private *dev_priv = dev->dev_private;
7024 uint32_t reg, tmp;
7025
7026 mutex_lock(&dev_priv->dpio_lock);
7027
7028 reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ?
7029 SBI_GEN0 : SBI_DBUFF0;
7030 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
7031 tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE;
7032 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
7033
7034 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
7035 if (!(tmp & SBI_SSCCTL_DISABLE)) {
7036 if (!(tmp & SBI_SSCCTL_PATHALT)) {
7037 tmp |= SBI_SSCCTL_PATHALT;
7038 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
7039 udelay(32);
7040 }
7041 tmp |= SBI_SSCCTL_DISABLE;
7042 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
7043 }
7044
7045 mutex_unlock(&dev_priv->dpio_lock);
7046 }
7047
7048 static void lpt_init_pch_refclk(struct drm_device *dev)
7049 {
7050 struct intel_encoder *encoder;
7051 bool has_vga = false;
7052
7053 for_each_intel_encoder(dev, encoder) {
7054 switch (encoder->type) {
7055 case INTEL_OUTPUT_ANALOG:
7056 has_vga = true;
7057 break;
7058 default:
7059 break;
7060 }
7061 }
7062
7063 if (has_vga)
7064 lpt_enable_clkout_dp(dev, true, true);
7065 else
7066 lpt_disable_clkout_dp(dev);
7067 }
7068
7069 /*
7070 * Initialize reference clocks when the driver loads
7071 */
7072 void intel_init_pch_refclk(struct drm_device *dev)
7073 {
7074 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
7075 ironlake_init_pch_refclk(dev);
7076 else if (HAS_PCH_LPT(dev))
7077 lpt_init_pch_refclk(dev);
7078 }
7079
7080 static int ironlake_get_refclk(struct drm_crtc *crtc)
7081 {
7082 struct drm_device *dev = crtc->dev;
7083 struct drm_i915_private *dev_priv = dev->dev_private;
7084 struct intel_encoder *encoder;
7085 int num_connectors = 0;
7086 bool is_lvds = false;
7087
7088 for_each_intel_encoder(dev, encoder) {
7089 if (encoder->new_crtc != to_intel_crtc(crtc))
7090 continue;
7091
7092 switch (encoder->type) {
7093 case INTEL_OUTPUT_LVDS:
7094 is_lvds = true;
7095 break;
7096 default:
7097 break;
7098 }
7099 num_connectors++;
7100 }
7101
7102 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
7103 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n",
7104 dev_priv->vbt.lvds_ssc_freq);
7105 return dev_priv->vbt.lvds_ssc_freq;
7106 }
7107
7108 return 120000;
7109 }
7110
7111 static void ironlake_set_pipeconf(struct drm_crtc *crtc)
7112 {
7113 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
7114 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7115 int pipe = intel_crtc->pipe;
7116 uint32_t val;
7117
7118 val = 0;
7119
7120 switch (intel_crtc->config->pipe_bpp) {
7121 case 18:
7122 val |= PIPECONF_6BPC;
7123 break;
7124 case 24:
7125 val |= PIPECONF_8BPC;
7126 break;
7127 case 30:
7128 val |= PIPECONF_10BPC;
7129 break;
7130 case 36:
7131 val |= PIPECONF_12BPC;
7132 break;
7133 default:
7134 /* Case prevented by intel_choose_pipe_bpp_dither. */
7135 BUG();
7136 }
7137
7138 if (intel_crtc->config->dither)
7139 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
7140
7141 if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
7142 val |= PIPECONF_INTERLACED_ILK;
7143 else
7144 val |= PIPECONF_PROGRESSIVE;
7145
7146 if (intel_crtc->config->limited_color_range)
7147 val |= PIPECONF_COLOR_RANGE_SELECT;
7148
7149 I915_WRITE(PIPECONF(pipe), val);
7150 POSTING_READ(PIPECONF(pipe));
7151 }
7152
7153 /*
7154 * Set up the pipe CSC unit.
7155 *
7156 * Currently only full range RGB to limited range RGB conversion
7157 * is supported, but eventually this should handle various
7158 * RGB<->YCbCr scenarios as well.
7159 */
7160 static void intel_set_pipe_csc(struct drm_crtc *crtc)
7161 {
7162 struct drm_device *dev = crtc->dev;
7163 struct drm_i915_private *dev_priv = dev->dev_private;
7164 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7165 int pipe = intel_crtc->pipe;
7166 uint16_t coeff = 0x7800; /* 1.0 */
7167
7168 /*
7169 * TODO: Check what kind of values actually come out of the pipe
7170 * with these coeff/postoff values and adjust to get the best
7171 * accuracy. Perhaps we even need to take the bpc value into
7172 * consideration.
7173 */
7174
7175 if (intel_crtc->config->limited_color_range)
7176 coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */
7177
7178 /*
7179 * GY/GU and RY/RU should be the other way around according
7180 * to BSpec, but reality doesn't agree. Just set them up in
7181 * a way that results in the correct picture.
7182 */
7183 I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16);
7184 I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0);
7185
7186 I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff);
7187 I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0);
7188
7189 I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0);
7190 I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16);
7191
7192 I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0);
7193 I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0);
7194 I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0);
7195
7196 if (INTEL_INFO(dev)->gen > 6) {
7197 uint16_t postoff = 0;
7198
7199 if (intel_crtc->config->limited_color_range)
7200 postoff = (16 * (1 << 12) / 255) & 0x1fff;
7201
7202 I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff);
7203 I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff);
7204 I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff);
7205
7206 I915_WRITE(PIPE_CSC_MODE(pipe), 0);
7207 } else {
7208 uint32_t mode = CSC_MODE_YUV_TO_RGB;
7209
7210 if (intel_crtc->config->limited_color_range)
7211 mode |= CSC_BLACK_SCREEN_OFFSET;
7212
7213 I915_WRITE(PIPE_CSC_MODE(pipe), mode);
7214 }
7215 }
7216
7217 static void haswell_set_pipeconf(struct drm_crtc *crtc)
7218 {
7219 struct drm_device *dev = crtc->dev;
7220 struct drm_i915_private *dev_priv = dev->dev_private;
7221 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7222 enum pipe pipe = intel_crtc->pipe;
7223 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
7224 uint32_t val;
7225
7226 val = 0;
7227
7228 if (IS_HASWELL(dev) && intel_crtc->config->dither)
7229 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
7230
7231 if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
7232 val |= PIPECONF_INTERLACED_ILK;
7233 else
7234 val |= PIPECONF_PROGRESSIVE;
7235
7236 I915_WRITE(PIPECONF(cpu_transcoder), val);
7237 POSTING_READ(PIPECONF(cpu_transcoder));
7238
7239 I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT);
7240 POSTING_READ(GAMMA_MODE(intel_crtc->pipe));
7241
7242 if (IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9) {
7243 val = 0;
7244
7245 switch (intel_crtc->config->pipe_bpp) {
7246 case 18:
7247 val |= PIPEMISC_DITHER_6_BPC;
7248 break;
7249 case 24:
7250 val |= PIPEMISC_DITHER_8_BPC;
7251 break;
7252 case 30:
7253 val |= PIPEMISC_DITHER_10_BPC;
7254 break;
7255 case 36:
7256 val |= PIPEMISC_DITHER_12_BPC;
7257 break;
7258 default:
7259 /* Case prevented by pipe_config_set_bpp. */
7260 BUG();
7261 }
7262
7263 if (intel_crtc->config->dither)
7264 val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP;
7265
7266 I915_WRITE(PIPEMISC(pipe), val);
7267 }
7268 }
7269
7270 static bool ironlake_compute_clocks(struct drm_crtc *crtc,
7271 struct intel_crtc_state *crtc_state,
7272 intel_clock_t *clock,
7273 bool *has_reduced_clock,
7274 intel_clock_t *reduced_clock)
7275 {
7276 struct drm_device *dev = crtc->dev;
7277 struct drm_i915_private *dev_priv = dev->dev_private;
7278 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7279 int refclk;
7280 const intel_limit_t *limit;
7281 bool ret, is_lvds = false;
7282
7283 is_lvds = intel_pipe_will_have_type(intel_crtc, INTEL_OUTPUT_LVDS);
7284
7285 refclk = ironlake_get_refclk(crtc);
7286
7287 /*
7288 * Returns a set of divisors for the desired target clock with the given
7289 * refclk, or FALSE. The returned values represent the clock equation:
7290 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
7291 */
7292 limit = intel_limit(intel_crtc, refclk);
7293 ret = dev_priv->display.find_dpll(limit, intel_crtc,
7294 crtc_state->port_clock,
7295 refclk, NULL, clock);
7296 if (!ret)
7297 return false;
7298
7299 if (is_lvds && dev_priv->lvds_downclock_avail) {
7300 /*
7301 * Ensure we match the reduced clock's P to the target clock.
7302 * If the clocks don't match, we can't switch the display clock
7303 * by using the FP0/FP1. In such case we will disable the LVDS
7304 * downclock feature.
7305 */
7306 *has_reduced_clock =
7307 dev_priv->display.find_dpll(limit, intel_crtc,
7308 dev_priv->lvds_downclock,
7309 refclk, clock,
7310 reduced_clock);
7311 }
7312
7313 return true;
7314 }
7315
7316 int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp)
7317 {
7318 /*
7319 * Account for spread spectrum to avoid
7320 * oversubscribing the link. Max center spread
7321 * is 2.5%; use 5% for safety's sake.
7322 */
7323 u32 bps = target_clock * bpp * 21 / 20;
7324 return DIV_ROUND_UP(bps, link_bw * 8);
7325 }
7326
7327 static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor)
7328 {
7329 return i9xx_dpll_compute_m(dpll) < factor * dpll->n;
7330 }
7331
7332 static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc,
7333 struct intel_crtc_state *crtc_state,
7334 u32 *fp,
7335 intel_clock_t *reduced_clock, u32 *fp2)
7336 {
7337 struct drm_crtc *crtc = &intel_crtc->base;
7338 struct drm_device *dev = crtc->dev;
7339 struct drm_i915_private *dev_priv = dev->dev_private;
7340 struct intel_encoder *intel_encoder;
7341 uint32_t dpll;
7342 int factor, num_connectors = 0;
7343 bool is_lvds = false, is_sdvo = false;
7344
7345 for_each_intel_encoder(dev, intel_encoder) {
7346 if (intel_encoder->new_crtc != to_intel_crtc(crtc))
7347 continue;
7348
7349 switch (intel_encoder->type) {
7350 case INTEL_OUTPUT_LVDS:
7351 is_lvds = true;
7352 break;
7353 case INTEL_OUTPUT_SDVO:
7354 case INTEL_OUTPUT_HDMI:
7355 is_sdvo = true;
7356 break;
7357 default:
7358 break;
7359 }
7360
7361 num_connectors++;
7362 }
7363
7364 /* Enable autotuning of the PLL clock (if permissible) */
7365 factor = 21;
7366 if (is_lvds) {
7367 if ((intel_panel_use_ssc(dev_priv) &&
7368 dev_priv->vbt.lvds_ssc_freq == 100000) ||
7369 (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev)))
7370 factor = 25;
7371 } else if (crtc_state->sdvo_tv_clock)
7372 factor = 20;
7373
7374 if (ironlake_needs_fb_cb_tune(&crtc_state->dpll, factor))
7375 *fp |= FP_CB_TUNE;
7376
7377 if (fp2 && (reduced_clock->m < factor * reduced_clock->n))
7378 *fp2 |= FP_CB_TUNE;
7379
7380 dpll = 0;
7381
7382 if (is_lvds)
7383 dpll |= DPLLB_MODE_LVDS;
7384 else
7385 dpll |= DPLLB_MODE_DAC_SERIAL;
7386
7387 dpll |= (crtc_state->pixel_multiplier - 1)
7388 << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
7389
7390 if (is_sdvo)
7391 dpll |= DPLL_SDVO_HIGH_SPEED;
7392 if (crtc_state->has_dp_encoder)
7393 dpll |= DPLL_SDVO_HIGH_SPEED;
7394
7395 /* compute bitmask from p1 value */
7396 dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
7397 /* also FPA1 */
7398 dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
7399
7400 switch (crtc_state->dpll.p2) {
7401 case 5:
7402 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
7403 break;
7404 case 7:
7405 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
7406 break;
7407 case 10:
7408 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
7409 break;
7410 case 14:
7411 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
7412 break;
7413 }
7414
7415 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
7416 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
7417 else
7418 dpll |= PLL_REF_INPUT_DREFCLK;
7419
7420 return dpll | DPLL_VCO_ENABLE;
7421 }
7422
7423 static int ironlake_crtc_compute_clock(struct intel_crtc *crtc,
7424 struct intel_crtc_state *crtc_state)
7425 {
7426 struct drm_device *dev = crtc->base.dev;
7427 intel_clock_t clock, reduced_clock;
7428 u32 dpll = 0, fp = 0, fp2 = 0;
7429 bool ok, has_reduced_clock = false;
7430 bool is_lvds = false;
7431 struct intel_shared_dpll *pll;
7432
7433 is_lvds = intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS);
7434
7435 WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),
7436 "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev));
7437
7438 ok = ironlake_compute_clocks(&crtc->base, crtc_state, &clock,
7439 &has_reduced_clock, &reduced_clock);
7440 if (!ok && !crtc_state->clock_set) {
7441 DRM_ERROR("Couldn't find PLL settings for mode!\n");
7442 return -EINVAL;
7443 }
7444 /* Compat-code for transition, will disappear. */
7445 if (!crtc_state->clock_set) {
7446 crtc_state->dpll.n = clock.n;
7447 crtc_state->dpll.m1 = clock.m1;
7448 crtc_state->dpll.m2 = clock.m2;
7449 crtc_state->dpll.p1 = clock.p1;
7450 crtc_state->dpll.p2 = clock.p2;
7451 }
7452
7453 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
7454 if (crtc_state->has_pch_encoder) {
7455 fp = i9xx_dpll_compute_fp(&crtc_state->dpll);
7456 if (has_reduced_clock)
7457 fp2 = i9xx_dpll_compute_fp(&reduced_clock);
7458
7459 dpll = ironlake_compute_dpll(crtc, crtc_state,
7460 &fp, &reduced_clock,
7461 has_reduced_clock ? &fp2 : NULL);
7462
7463 crtc_state->dpll_hw_state.dpll = dpll;
7464 crtc_state->dpll_hw_state.fp0 = fp;
7465 if (has_reduced_clock)
7466 crtc_state->dpll_hw_state.fp1 = fp2;
7467 else
7468 crtc_state->dpll_hw_state.fp1 = fp;
7469
7470 pll = intel_get_shared_dpll(crtc, crtc_state);
7471 if (pll == NULL) {
7472 DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n",
7473 pipe_name(crtc->pipe));
7474 return -EINVAL;
7475 }
7476 }
7477
7478 if (is_lvds && has_reduced_clock && i915.powersave)
7479 crtc->lowfreq_avail = true;
7480 else
7481 crtc->lowfreq_avail = false;
7482
7483 return 0;
7484 }
7485
7486 static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc,
7487 struct intel_link_m_n *m_n)
7488 {
7489 struct drm_device *dev = crtc->base.dev;
7490 struct drm_i915_private *dev_priv = dev->dev_private;
7491 enum pipe pipe = crtc->pipe;
7492
7493 m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe));
7494 m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe));
7495 m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe))
7496 & ~TU_SIZE_MASK;
7497 m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe));
7498 m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe))
7499 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7500 }
7501
7502 static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc,
7503 enum transcoder transcoder,
7504 struct intel_link_m_n *m_n,
7505 struct intel_link_m_n *m2_n2)
7506 {
7507 struct drm_device *dev = crtc->base.dev;
7508 struct drm_i915_private *dev_priv = dev->dev_private;
7509 enum pipe pipe = crtc->pipe;
7510
7511 if (INTEL_INFO(dev)->gen >= 5) {
7512 m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder));
7513 m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder));
7514 m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder))
7515 & ~TU_SIZE_MASK;
7516 m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder));
7517 m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder))
7518 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7519 /* Read M2_N2 registers only for gen < 8 (M2_N2 available for
7520 * gen < 8) and if DRRS is supported (to make sure the
7521 * registers are not unnecessarily read).
7522 */
7523 if (m2_n2 && INTEL_INFO(dev)->gen < 8 &&
7524 crtc->config->has_drrs) {
7525 m2_n2->link_m = I915_READ(PIPE_LINK_M2(transcoder));
7526 m2_n2->link_n = I915_READ(PIPE_LINK_N2(transcoder));
7527 m2_n2->gmch_m = I915_READ(PIPE_DATA_M2(transcoder))
7528 & ~TU_SIZE_MASK;
7529 m2_n2->gmch_n = I915_READ(PIPE_DATA_N2(transcoder));
7530 m2_n2->tu = ((I915_READ(PIPE_DATA_M2(transcoder))
7531 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7532 }
7533 } else {
7534 m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe));
7535 m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe));
7536 m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe))
7537 & ~TU_SIZE_MASK;
7538 m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe));
7539 m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe))
7540 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7541 }
7542 }
7543
7544 void intel_dp_get_m_n(struct intel_crtc *crtc,
7545 struct intel_crtc_state *pipe_config)
7546 {
7547 if (pipe_config->has_pch_encoder)
7548 intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n);
7549 else
7550 intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder,
7551 &pipe_config->dp_m_n,
7552 &pipe_config->dp_m2_n2);
7553 }
7554
7555 static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc,
7556 struct intel_crtc_state *pipe_config)
7557 {
7558 intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder,
7559 &pipe_config->fdi_m_n, NULL);
7560 }
7561
7562 static void skylake_get_pfit_config(struct intel_crtc *crtc,
7563 struct intel_crtc_state *pipe_config)
7564 {
7565 struct drm_device *dev = crtc->base.dev;
7566 struct drm_i915_private *dev_priv = dev->dev_private;
7567 uint32_t tmp;
7568
7569 tmp = I915_READ(PS_CTL(crtc->pipe));
7570
7571 if (tmp & PS_ENABLE) {
7572 pipe_config->pch_pfit.enabled = true;
7573 pipe_config->pch_pfit.pos = I915_READ(PS_WIN_POS(crtc->pipe));
7574 pipe_config->pch_pfit.size = I915_READ(PS_WIN_SZ(crtc->pipe));
7575 }
7576 }
7577
7578 static void ironlake_get_pfit_config(struct intel_crtc *crtc,
7579 struct intel_crtc_state *pipe_config)
7580 {
7581 struct drm_device *dev = crtc->base.dev;
7582 struct drm_i915_private *dev_priv = dev->dev_private;
7583 uint32_t tmp;
7584
7585 tmp = I915_READ(PF_CTL(crtc->pipe));
7586
7587 if (tmp & PF_ENABLE) {
7588 pipe_config->pch_pfit.enabled = true;
7589 pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe));
7590 pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe));
7591
7592 /* We currently do not free assignements of panel fitters on
7593 * ivb/hsw (since we don't use the higher upscaling modes which
7594 * differentiates them) so just WARN about this case for now. */
7595 if (IS_GEN7(dev)) {
7596 WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) !=
7597 PF_PIPE_SEL_IVB(crtc->pipe));
7598 }
7599 }
7600 }
7601
7602 static void ironlake_get_plane_config(struct intel_crtc *crtc,
7603 struct intel_plane_config *plane_config)
7604 {
7605 struct drm_device *dev = crtc->base.dev;
7606 struct drm_i915_private *dev_priv = dev->dev_private;
7607 u32 val, base, offset;
7608 int pipe = crtc->pipe, plane = crtc->plane;
7609 int fourcc, pixel_format;
7610 int aligned_height;
7611
7612 crtc->base.primary->fb = kzalloc(sizeof(struct intel_framebuffer), GFP_KERNEL);
7613 if (!crtc->base.primary->fb) {
7614 DRM_DEBUG_KMS("failed to alloc fb\n");
7615 return;
7616 }
7617
7618 val = I915_READ(DSPCNTR(plane));
7619
7620 if (INTEL_INFO(dev)->gen >= 4)
7621 if (val & DISPPLANE_TILED)
7622 plane_config->tiled = true;
7623
7624 pixel_format = val & DISPPLANE_PIXFORMAT_MASK;
7625 fourcc = intel_format_to_fourcc(pixel_format);
7626 crtc->base.primary->fb->pixel_format = fourcc;
7627 crtc->base.primary->fb->bits_per_pixel =
7628 drm_format_plane_cpp(fourcc, 0) * 8;
7629
7630 base = I915_READ(DSPSURF(plane)) & 0xfffff000;
7631 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
7632 offset = I915_READ(DSPOFFSET(plane));
7633 } else {
7634 if (plane_config->tiled)
7635 offset = I915_READ(DSPTILEOFF(plane));
7636 else
7637 offset = I915_READ(DSPLINOFF(plane));
7638 }
7639 plane_config->base = base;
7640
7641 val = I915_READ(PIPESRC(pipe));
7642 crtc->base.primary->fb->width = ((val >> 16) & 0xfff) + 1;
7643 crtc->base.primary->fb->height = ((val >> 0) & 0xfff) + 1;
7644
7645 val = I915_READ(DSPSTRIDE(pipe));
7646 crtc->base.primary->fb->pitches[0] = val & 0xffffffc0;
7647
7648 aligned_height = intel_align_height(dev, crtc->base.primary->fb->height,
7649 plane_config->tiled);
7650
7651 plane_config->size = PAGE_ALIGN(crtc->base.primary->fb->pitches[0] *
7652 aligned_height);
7653
7654 DRM_DEBUG_KMS("pipe/plane %d/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
7655 pipe, plane, crtc->base.primary->fb->width,
7656 crtc->base.primary->fb->height,
7657 crtc->base.primary->fb->bits_per_pixel, base,
7658 crtc->base.primary->fb->pitches[0],
7659 plane_config->size);
7660 }
7661
7662 static bool ironlake_get_pipe_config(struct intel_crtc *crtc,
7663 struct intel_crtc_state *pipe_config)
7664 {
7665 struct drm_device *dev = crtc->base.dev;
7666 struct drm_i915_private *dev_priv = dev->dev_private;
7667 uint32_t tmp;
7668
7669 if (!intel_display_power_is_enabled(dev_priv,
7670 POWER_DOMAIN_PIPE(crtc->pipe)))
7671 return false;
7672
7673 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
7674 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
7675
7676 tmp = I915_READ(PIPECONF(crtc->pipe));
7677 if (!(tmp & PIPECONF_ENABLE))
7678 return false;
7679
7680 switch (tmp & PIPECONF_BPC_MASK) {
7681 case PIPECONF_6BPC:
7682 pipe_config->pipe_bpp = 18;
7683 break;
7684 case PIPECONF_8BPC:
7685 pipe_config->pipe_bpp = 24;
7686 break;
7687 case PIPECONF_10BPC:
7688 pipe_config->pipe_bpp = 30;
7689 break;
7690 case PIPECONF_12BPC:
7691 pipe_config->pipe_bpp = 36;
7692 break;
7693 default:
7694 break;
7695 }
7696
7697 if (tmp & PIPECONF_COLOR_RANGE_SELECT)
7698 pipe_config->limited_color_range = true;
7699
7700 if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) {
7701 struct intel_shared_dpll *pll;
7702
7703 pipe_config->has_pch_encoder = true;
7704
7705 tmp = I915_READ(FDI_RX_CTL(crtc->pipe));
7706 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
7707 FDI_DP_PORT_WIDTH_SHIFT) + 1;
7708
7709 ironlake_get_fdi_m_n_config(crtc, pipe_config);
7710
7711 if (HAS_PCH_IBX(dev_priv->dev)) {
7712 pipe_config->shared_dpll =
7713 (enum intel_dpll_id) crtc->pipe;
7714 } else {
7715 tmp = I915_READ(PCH_DPLL_SEL);
7716 if (tmp & TRANS_DPLLB_SEL(crtc->pipe))
7717 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B;
7718 else
7719 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A;
7720 }
7721
7722 pll = &dev_priv->shared_dplls[pipe_config->shared_dpll];
7723
7724 WARN_ON(!pll->get_hw_state(dev_priv, pll,
7725 &pipe_config->dpll_hw_state));
7726
7727 tmp = pipe_config->dpll_hw_state.dpll;
7728 pipe_config->pixel_multiplier =
7729 ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK)
7730 >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1;
7731
7732 ironlake_pch_clock_get(crtc, pipe_config);
7733 } else {
7734 pipe_config->pixel_multiplier = 1;
7735 }
7736
7737 intel_get_pipe_timings(crtc, pipe_config);
7738
7739 ironlake_get_pfit_config(crtc, pipe_config);
7740
7741 return true;
7742 }
7743
7744 static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv)
7745 {
7746 struct drm_device *dev = dev_priv->dev;
7747 struct intel_crtc *crtc;
7748
7749 for_each_intel_crtc(dev, crtc)
7750 I915_STATE_WARN(crtc->active, "CRTC for pipe %c enabled\n",
7751 pipe_name(crtc->pipe));
7752
7753 I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n");
7754 I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n");
7755 I915_STATE_WARN(I915_READ(WRPLL_CTL1) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n");
7756 I915_STATE_WARN(I915_READ(WRPLL_CTL2) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n");
7757 I915_STATE_WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n");
7758 I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE,
7759 "CPU PWM1 enabled\n");
7760 if (IS_HASWELL(dev))
7761 I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE,
7762 "CPU PWM2 enabled\n");
7763 I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE,
7764 "PCH PWM1 enabled\n");
7765 I915_STATE_WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE,
7766 "Utility pin enabled\n");
7767 I915_STATE_WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n");
7768
7769 /*
7770 * In theory we can still leave IRQs enabled, as long as only the HPD
7771 * interrupts remain enabled. We used to check for that, but since it's
7772 * gen-specific and since we only disable LCPLL after we fully disable
7773 * the interrupts, the check below should be enough.
7774 */
7775 I915_STATE_WARN(intel_irqs_enabled(dev_priv), "IRQs enabled\n");
7776 }
7777
7778 static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv)
7779 {
7780 struct drm_device *dev = dev_priv->dev;
7781
7782 if (IS_HASWELL(dev))
7783 return I915_READ(D_COMP_HSW);
7784 else
7785 return I915_READ(D_COMP_BDW);
7786 }
7787
7788 static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val)
7789 {
7790 struct drm_device *dev = dev_priv->dev;
7791
7792 if (IS_HASWELL(dev)) {
7793 mutex_lock(&dev_priv->rps.hw_lock);
7794 if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP,
7795 val))
7796 DRM_ERROR("Failed to write to D_COMP\n");
7797 mutex_unlock(&dev_priv->rps.hw_lock);
7798 } else {
7799 I915_WRITE(D_COMP_BDW, val);
7800 POSTING_READ(D_COMP_BDW);
7801 }
7802 }
7803
7804 /*
7805 * This function implements pieces of two sequences from BSpec:
7806 * - Sequence for display software to disable LCPLL
7807 * - Sequence for display software to allow package C8+
7808 * The steps implemented here are just the steps that actually touch the LCPLL
7809 * register. Callers should take care of disabling all the display engine
7810 * functions, doing the mode unset, fixing interrupts, etc.
7811 */
7812 static void hsw_disable_lcpll(struct drm_i915_private *dev_priv,
7813 bool switch_to_fclk, bool allow_power_down)
7814 {
7815 uint32_t val;
7816
7817 assert_can_disable_lcpll(dev_priv);
7818
7819 val = I915_READ(LCPLL_CTL);
7820
7821 if (switch_to_fclk) {
7822 val |= LCPLL_CD_SOURCE_FCLK;
7823 I915_WRITE(LCPLL_CTL, val);
7824
7825 if (wait_for_atomic_us(I915_READ(LCPLL_CTL) &
7826 LCPLL_CD_SOURCE_FCLK_DONE, 1))
7827 DRM_ERROR("Switching to FCLK failed\n");
7828
7829 val = I915_READ(LCPLL_CTL);
7830 }
7831
7832 val |= LCPLL_PLL_DISABLE;
7833 I915_WRITE(LCPLL_CTL, val);
7834 POSTING_READ(LCPLL_CTL);
7835
7836 if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1))
7837 DRM_ERROR("LCPLL still locked\n");
7838
7839 val = hsw_read_dcomp(dev_priv);
7840 val |= D_COMP_COMP_DISABLE;
7841 hsw_write_dcomp(dev_priv, val);
7842 ndelay(100);
7843
7844 if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0,
7845 1))
7846 DRM_ERROR("D_COMP RCOMP still in progress\n");
7847
7848 if (allow_power_down) {
7849 val = I915_READ(LCPLL_CTL);
7850 val |= LCPLL_POWER_DOWN_ALLOW;
7851 I915_WRITE(LCPLL_CTL, val);
7852 POSTING_READ(LCPLL_CTL);
7853 }
7854 }
7855
7856 /*
7857 * Fully restores LCPLL, disallowing power down and switching back to LCPLL
7858 * source.
7859 */
7860 static void hsw_restore_lcpll(struct drm_i915_private *dev_priv)
7861 {
7862 uint32_t val;
7863
7864 val = I915_READ(LCPLL_CTL);
7865
7866 if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK |
7867 LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK)
7868 return;
7869
7870 /*
7871 * Make sure we're not on PC8 state before disabling PC8, otherwise
7872 * we'll hang the machine. To prevent PC8 state, just enable force_wake.
7873 *
7874 * The other problem is that hsw_restore_lcpll() is called as part of
7875 * the runtime PM resume sequence, so we can't just call
7876 * gen6_gt_force_wake_get() because that function calls
7877 * intel_runtime_pm_get(), and we can't change the runtime PM refcount
7878 * while we are on the resume sequence. So to solve this problem we have
7879 * to call special forcewake code that doesn't touch runtime PM and
7880 * doesn't enable the forcewake delayed work.
7881 */
7882 spin_lock_irq(&dev_priv->uncore.lock);
7883 if (dev_priv->uncore.forcewake_count++ == 0)
7884 dev_priv->uncore.funcs.force_wake_get(dev_priv, FORCEWAKE_ALL);
7885 spin_unlock_irq(&dev_priv->uncore.lock);
7886
7887 if (val & LCPLL_POWER_DOWN_ALLOW) {
7888 val &= ~LCPLL_POWER_DOWN_ALLOW;
7889 I915_WRITE(LCPLL_CTL, val);
7890 POSTING_READ(LCPLL_CTL);
7891 }
7892
7893 val = hsw_read_dcomp(dev_priv);
7894 val |= D_COMP_COMP_FORCE;
7895 val &= ~D_COMP_COMP_DISABLE;
7896 hsw_write_dcomp(dev_priv, val);
7897
7898 val = I915_READ(LCPLL_CTL);
7899 val &= ~LCPLL_PLL_DISABLE;
7900 I915_WRITE(LCPLL_CTL, val);
7901
7902 if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5))
7903 DRM_ERROR("LCPLL not locked yet\n");
7904
7905 if (val & LCPLL_CD_SOURCE_FCLK) {
7906 val = I915_READ(LCPLL_CTL);
7907 val &= ~LCPLL_CD_SOURCE_FCLK;
7908 I915_WRITE(LCPLL_CTL, val);
7909
7910 if (wait_for_atomic_us((I915_READ(LCPLL_CTL) &
7911 LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1))
7912 DRM_ERROR("Switching back to LCPLL failed\n");
7913 }
7914
7915 /* See the big comment above. */
7916 spin_lock_irq(&dev_priv->uncore.lock);
7917 if (--dev_priv->uncore.forcewake_count == 0)
7918 dev_priv->uncore.funcs.force_wake_put(dev_priv, FORCEWAKE_ALL);
7919 spin_unlock_irq(&dev_priv->uncore.lock);
7920 }
7921
7922 /*
7923 * Package states C8 and deeper are really deep PC states that can only be
7924 * reached when all the devices on the system allow it, so even if the graphics
7925 * device allows PC8+, it doesn't mean the system will actually get to these
7926 * states. Our driver only allows PC8+ when going into runtime PM.
7927 *
7928 * The requirements for PC8+ are that all the outputs are disabled, the power
7929 * well is disabled and most interrupts are disabled, and these are also
7930 * requirements for runtime PM. When these conditions are met, we manually do
7931 * the other conditions: disable the interrupts, clocks and switch LCPLL refclk
7932 * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard
7933 * hang the machine.
7934 *
7935 * When we really reach PC8 or deeper states (not just when we allow it) we lose
7936 * the state of some registers, so when we come back from PC8+ we need to
7937 * restore this state. We don't get into PC8+ if we're not in RC6, so we don't
7938 * need to take care of the registers kept by RC6. Notice that this happens even
7939 * if we don't put the device in PCI D3 state (which is what currently happens
7940 * because of the runtime PM support).
7941 *
7942 * For more, read "Display Sequences for Package C8" on the hardware
7943 * documentation.
7944 */
7945 void hsw_enable_pc8(struct drm_i915_private *dev_priv)
7946 {
7947 struct drm_device *dev = dev_priv->dev;
7948 uint32_t val;
7949
7950 DRM_DEBUG_KMS("Enabling package C8+\n");
7951
7952 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
7953 val = I915_READ(SOUTH_DSPCLK_GATE_D);
7954 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
7955 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
7956 }
7957
7958 lpt_disable_clkout_dp(dev);
7959 hsw_disable_lcpll(dev_priv, true, true);
7960 }
7961
7962 void hsw_disable_pc8(struct drm_i915_private *dev_priv)
7963 {
7964 struct drm_device *dev = dev_priv->dev;
7965 uint32_t val;
7966
7967 DRM_DEBUG_KMS("Disabling package C8+\n");
7968
7969 hsw_restore_lcpll(dev_priv);
7970 lpt_init_pch_refclk(dev);
7971
7972 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
7973 val = I915_READ(SOUTH_DSPCLK_GATE_D);
7974 val |= PCH_LP_PARTITION_LEVEL_DISABLE;
7975 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
7976 }
7977
7978 intel_prepare_ddi(dev);
7979 }
7980
7981 static int haswell_crtc_compute_clock(struct intel_crtc *crtc,
7982 struct intel_crtc_state *crtc_state)
7983 {
7984 if (!intel_ddi_pll_select(crtc, crtc_state))
7985 return -EINVAL;
7986
7987 crtc->lowfreq_avail = false;
7988
7989 return 0;
7990 }
7991
7992 static void skylake_get_ddi_pll(struct drm_i915_private *dev_priv,
7993 enum port port,
7994 struct intel_crtc_state *pipe_config)
7995 {
7996 u32 temp, dpll_ctl1;
7997
7998 temp = I915_READ(DPLL_CTRL2) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port);
7999 pipe_config->ddi_pll_sel = temp >> (port * 3 + 1);
8000
8001 switch (pipe_config->ddi_pll_sel) {
8002 case SKL_DPLL0:
8003 /*
8004 * On SKL the eDP DPLL (DPLL0 as we don't use SSC) is not part
8005 * of the shared DPLL framework and thus needs to be read out
8006 * separately
8007 */
8008 dpll_ctl1 = I915_READ(DPLL_CTRL1);
8009 pipe_config->dpll_hw_state.ctrl1 = dpll_ctl1 & 0x3f;
8010 break;
8011 case SKL_DPLL1:
8012 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL1;
8013 break;
8014 case SKL_DPLL2:
8015 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL2;
8016 break;
8017 case SKL_DPLL3:
8018 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL3;
8019 break;
8020 }
8021 }
8022
8023 static void haswell_get_ddi_pll(struct drm_i915_private *dev_priv,
8024 enum port port,
8025 struct intel_crtc_state *pipe_config)
8026 {
8027 pipe_config->ddi_pll_sel = I915_READ(PORT_CLK_SEL(port));
8028
8029 switch (pipe_config->ddi_pll_sel) {
8030 case PORT_CLK_SEL_WRPLL1:
8031 pipe_config->shared_dpll = DPLL_ID_WRPLL1;
8032 break;
8033 case PORT_CLK_SEL_WRPLL2:
8034 pipe_config->shared_dpll = DPLL_ID_WRPLL2;
8035 break;
8036 }
8037 }
8038
8039 static void haswell_get_ddi_port_state(struct intel_crtc *crtc,
8040 struct intel_crtc_state *pipe_config)
8041 {
8042 struct drm_device *dev = crtc->base.dev;
8043 struct drm_i915_private *dev_priv = dev->dev_private;
8044 struct intel_shared_dpll *pll;
8045 enum port port;
8046 uint32_t tmp;
8047
8048 tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder));
8049
8050 port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT;
8051
8052 if (IS_SKYLAKE(dev))
8053 skylake_get_ddi_pll(dev_priv, port, pipe_config);
8054 else
8055 haswell_get_ddi_pll(dev_priv, port, pipe_config);
8056
8057 if (pipe_config->shared_dpll >= 0) {
8058 pll = &dev_priv->shared_dplls[pipe_config->shared_dpll];
8059
8060 WARN_ON(!pll->get_hw_state(dev_priv, pll,
8061 &pipe_config->dpll_hw_state));
8062 }
8063
8064 /*
8065 * Haswell has only FDI/PCH transcoder A. It is which is connected to
8066 * DDI E. So just check whether this pipe is wired to DDI E and whether
8067 * the PCH transcoder is on.
8068 */
8069 if (INTEL_INFO(dev)->gen < 9 &&
8070 (port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) {
8071 pipe_config->has_pch_encoder = true;
8072
8073 tmp = I915_READ(FDI_RX_CTL(PIPE_A));
8074 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
8075 FDI_DP_PORT_WIDTH_SHIFT) + 1;
8076
8077 ironlake_get_fdi_m_n_config(crtc, pipe_config);
8078 }
8079 }
8080
8081 static bool haswell_get_pipe_config(struct intel_crtc *crtc,
8082 struct intel_crtc_state *pipe_config)
8083 {
8084 struct drm_device *dev = crtc->base.dev;
8085 struct drm_i915_private *dev_priv = dev->dev_private;
8086 enum intel_display_power_domain pfit_domain;
8087 uint32_t tmp;
8088
8089 if (!intel_display_power_is_enabled(dev_priv,
8090 POWER_DOMAIN_PIPE(crtc->pipe)))
8091 return false;
8092
8093 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
8094 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
8095
8096 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));
8097 if (tmp & TRANS_DDI_FUNC_ENABLE) {
8098 enum pipe trans_edp_pipe;
8099 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
8100 default:
8101 WARN(1, "unknown pipe linked to edp transcoder\n");
8102 case TRANS_DDI_EDP_INPUT_A_ONOFF:
8103 case TRANS_DDI_EDP_INPUT_A_ON:
8104 trans_edp_pipe = PIPE_A;
8105 break;
8106 case TRANS_DDI_EDP_INPUT_B_ONOFF:
8107 trans_edp_pipe = PIPE_B;
8108 break;
8109 case TRANS_DDI_EDP_INPUT_C_ONOFF:
8110 trans_edp_pipe = PIPE_C;
8111 break;
8112 }
8113
8114 if (trans_edp_pipe == crtc->pipe)
8115 pipe_config->cpu_transcoder = TRANSCODER_EDP;
8116 }
8117
8118 if (!intel_display_power_is_enabled(dev_priv,
8119 POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder)))
8120 return false;
8121
8122 tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder));
8123 if (!(tmp & PIPECONF_ENABLE))
8124 return false;
8125
8126 haswell_get_ddi_port_state(crtc, pipe_config);
8127
8128 intel_get_pipe_timings(crtc, pipe_config);
8129
8130 pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe);
8131 if (intel_display_power_is_enabled(dev_priv, pfit_domain)) {
8132 if (IS_SKYLAKE(dev))
8133 skylake_get_pfit_config(crtc, pipe_config);
8134 else
8135 ironlake_get_pfit_config(crtc, pipe_config);
8136 }
8137
8138 if (IS_HASWELL(dev))
8139 pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) &&
8140 (I915_READ(IPS_CTL) & IPS_ENABLE);
8141
8142 if (pipe_config->cpu_transcoder != TRANSCODER_EDP) {
8143 pipe_config->pixel_multiplier =
8144 I915_READ(PIPE_MULT(pipe_config->cpu_transcoder)) + 1;
8145 } else {
8146 pipe_config->pixel_multiplier = 1;
8147 }
8148
8149 return true;
8150 }
8151
8152 static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
8153 {
8154 struct drm_device *dev = crtc->dev;
8155 struct drm_i915_private *dev_priv = dev->dev_private;
8156 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8157 uint32_t cntl = 0, size = 0;
8158
8159 if (base) {
8160 unsigned int width = intel_crtc->cursor_width;
8161 unsigned int height = intel_crtc->cursor_height;
8162 unsigned int stride = roundup_pow_of_two(width) * 4;
8163
8164 switch (stride) {
8165 default:
8166 WARN_ONCE(1, "Invalid cursor width/stride, width=%u, stride=%u\n",
8167 width, stride);
8168 stride = 256;
8169 /* fallthrough */
8170 case 256:
8171 case 512:
8172 case 1024:
8173 case 2048:
8174 break;
8175 }
8176
8177 cntl |= CURSOR_ENABLE |
8178 CURSOR_GAMMA_ENABLE |
8179 CURSOR_FORMAT_ARGB |
8180 CURSOR_STRIDE(stride);
8181
8182 size = (height << 12) | width;
8183 }
8184
8185 if (intel_crtc->cursor_cntl != 0 &&
8186 (intel_crtc->cursor_base != base ||
8187 intel_crtc->cursor_size != size ||
8188 intel_crtc->cursor_cntl != cntl)) {
8189 /* On these chipsets we can only modify the base/size/stride
8190 * whilst the cursor is disabled.
8191 */
8192 I915_WRITE(_CURACNTR, 0);
8193 POSTING_READ(_CURACNTR);
8194 intel_crtc->cursor_cntl = 0;
8195 }
8196
8197 if (intel_crtc->cursor_base != base) {
8198 I915_WRITE(_CURABASE, base);
8199 intel_crtc->cursor_base = base;
8200 }
8201
8202 if (intel_crtc->cursor_size != size) {
8203 I915_WRITE(CURSIZE, size);
8204 intel_crtc->cursor_size = size;
8205 }
8206
8207 if (intel_crtc->cursor_cntl != cntl) {
8208 I915_WRITE(_CURACNTR, cntl);
8209 POSTING_READ(_CURACNTR);
8210 intel_crtc->cursor_cntl = cntl;
8211 }
8212 }
8213
8214 static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
8215 {
8216 struct drm_device *dev = crtc->dev;
8217 struct drm_i915_private *dev_priv = dev->dev_private;
8218 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8219 int pipe = intel_crtc->pipe;
8220 uint32_t cntl;
8221
8222 cntl = 0;
8223 if (base) {
8224 cntl = MCURSOR_GAMMA_ENABLE;
8225 switch (intel_crtc->cursor_width) {
8226 case 64:
8227 cntl |= CURSOR_MODE_64_ARGB_AX;
8228 break;
8229 case 128:
8230 cntl |= CURSOR_MODE_128_ARGB_AX;
8231 break;
8232 case 256:
8233 cntl |= CURSOR_MODE_256_ARGB_AX;
8234 break;
8235 default:
8236 MISSING_CASE(intel_crtc->cursor_width);
8237 return;
8238 }
8239 cntl |= pipe << 28; /* Connect to correct pipe */
8240
8241 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
8242 cntl |= CURSOR_PIPE_CSC_ENABLE;
8243 }
8244
8245 if (to_intel_plane(crtc->cursor)->rotation == BIT(DRM_ROTATE_180))
8246 cntl |= CURSOR_ROTATE_180;
8247
8248 if (intel_crtc->cursor_cntl != cntl) {
8249 I915_WRITE(CURCNTR(pipe), cntl);
8250 POSTING_READ(CURCNTR(pipe));
8251 intel_crtc->cursor_cntl = cntl;
8252 }
8253
8254 /* and commit changes on next vblank */
8255 I915_WRITE(CURBASE(pipe), base);
8256 POSTING_READ(CURBASE(pipe));
8257
8258 intel_crtc->cursor_base = base;
8259 }
8260
8261 /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
8262 static void intel_crtc_update_cursor(struct drm_crtc *crtc,
8263 bool on)
8264 {
8265 struct drm_device *dev = crtc->dev;
8266 struct drm_i915_private *dev_priv = dev->dev_private;
8267 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8268 int pipe = intel_crtc->pipe;
8269 int x = crtc->cursor_x;
8270 int y = crtc->cursor_y;
8271 u32 base = 0, pos = 0;
8272
8273 if (on)
8274 base = intel_crtc->cursor_addr;
8275
8276 if (x >= intel_crtc->config->pipe_src_w)
8277 base = 0;
8278
8279 if (y >= intel_crtc->config->pipe_src_h)
8280 base = 0;
8281
8282 if (x < 0) {
8283 if (x + intel_crtc->cursor_width <= 0)
8284 base = 0;
8285
8286 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
8287 x = -x;
8288 }
8289 pos |= x << CURSOR_X_SHIFT;
8290
8291 if (y < 0) {
8292 if (y + intel_crtc->cursor_height <= 0)
8293 base = 0;
8294
8295 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
8296 y = -y;
8297 }
8298 pos |= y << CURSOR_Y_SHIFT;
8299
8300 if (base == 0 && intel_crtc->cursor_base == 0)
8301 return;
8302
8303 I915_WRITE(CURPOS(pipe), pos);
8304
8305 /* ILK+ do this automagically */
8306 if (HAS_GMCH_DISPLAY(dev) &&
8307 to_intel_plane(crtc->cursor)->rotation == BIT(DRM_ROTATE_180)) {
8308 base += (intel_crtc->cursor_height *
8309 intel_crtc->cursor_width - 1) * 4;
8310 }
8311
8312 if (IS_845G(dev) || IS_I865G(dev))
8313 i845_update_cursor(crtc, base);
8314 else
8315 i9xx_update_cursor(crtc, base);
8316 }
8317
8318 static bool cursor_size_ok(struct drm_device *dev,
8319 uint32_t width, uint32_t height)
8320 {
8321 if (width == 0 || height == 0)
8322 return false;
8323
8324 /*
8325 * 845g/865g are special in that they are only limited by
8326 * the width of their cursors, the height is arbitrary up to
8327 * the precision of the register. Everything else requires
8328 * square cursors, limited to a few power-of-two sizes.
8329 */
8330 if (IS_845G(dev) || IS_I865G(dev)) {
8331 if ((width & 63) != 0)
8332 return false;
8333
8334 if (width > (IS_845G(dev) ? 64 : 512))
8335 return false;
8336
8337 if (height > 1023)
8338 return false;
8339 } else {
8340 switch (width | height) {
8341 case 256:
8342 case 128:
8343 if (IS_GEN2(dev))
8344 return false;
8345 case 64:
8346 break;
8347 default:
8348 return false;
8349 }
8350 }
8351
8352 return true;
8353 }
8354
8355 static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
8356 u16 *blue, uint32_t start, uint32_t size)
8357 {
8358 int end = (start + size > 256) ? 256 : start + size, i;
8359 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8360
8361 for (i = start; i < end; i++) {
8362 intel_crtc->lut_r[i] = red[i] >> 8;
8363 intel_crtc->lut_g[i] = green[i] >> 8;
8364 intel_crtc->lut_b[i] = blue[i] >> 8;
8365 }
8366
8367 intel_crtc_load_lut(crtc);
8368 }
8369
8370 /* VESA 640x480x72Hz mode to set on the pipe */
8371 static struct drm_display_mode load_detect_mode = {
8372 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
8373 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
8374 };
8375
8376 struct drm_framebuffer *
8377 __intel_framebuffer_create(struct drm_device *dev,
8378 struct drm_mode_fb_cmd2 *mode_cmd,
8379 struct drm_i915_gem_object *obj)
8380 {
8381 struct intel_framebuffer *intel_fb;
8382 int ret;
8383
8384 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
8385 if (!intel_fb) {
8386 drm_gem_object_unreference(&obj->base);
8387 return ERR_PTR(-ENOMEM);
8388 }
8389
8390 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
8391 if (ret)
8392 goto err;
8393
8394 return &intel_fb->base;
8395 err:
8396 drm_gem_object_unreference(&obj->base);
8397 kfree(intel_fb);
8398
8399 return ERR_PTR(ret);
8400 }
8401
8402 static struct drm_framebuffer *
8403 intel_framebuffer_create(struct drm_device *dev,
8404 struct drm_mode_fb_cmd2 *mode_cmd,
8405 struct drm_i915_gem_object *obj)
8406 {
8407 struct drm_framebuffer *fb;
8408 int ret;
8409
8410 ret = i915_mutex_lock_interruptible(dev);
8411 if (ret)
8412 return ERR_PTR(ret);
8413 fb = __intel_framebuffer_create(dev, mode_cmd, obj);
8414 mutex_unlock(&dev->struct_mutex);
8415
8416 return fb;
8417 }
8418
8419 static u32
8420 intel_framebuffer_pitch_for_width(int width, int bpp)
8421 {
8422 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
8423 return ALIGN(pitch, 64);
8424 }
8425
8426 static u32
8427 intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
8428 {
8429 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
8430 return PAGE_ALIGN(pitch * mode->vdisplay);
8431 }
8432
8433 static struct drm_framebuffer *
8434 intel_framebuffer_create_for_mode(struct drm_device *dev,
8435 struct drm_display_mode *mode,
8436 int depth, int bpp)
8437 {
8438 struct drm_i915_gem_object *obj;
8439 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
8440
8441 obj = i915_gem_alloc_object(dev,
8442 intel_framebuffer_size_for_mode(mode, bpp));
8443 if (obj == NULL)
8444 return ERR_PTR(-ENOMEM);
8445
8446 mode_cmd.width = mode->hdisplay;
8447 mode_cmd.height = mode->vdisplay;
8448 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
8449 bpp);
8450 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
8451
8452 return intel_framebuffer_create(dev, &mode_cmd, obj);
8453 }
8454
8455 static struct drm_framebuffer *
8456 mode_fits_in_fbdev(struct drm_device *dev,
8457 struct drm_display_mode *mode)
8458 {
8459 #ifdef CONFIG_DRM_I915_FBDEV
8460 struct drm_i915_private *dev_priv = dev->dev_private;
8461 struct drm_i915_gem_object *obj;
8462 struct drm_framebuffer *fb;
8463
8464 if (!dev_priv->fbdev)
8465 return NULL;
8466
8467 if (!dev_priv->fbdev->fb)
8468 return NULL;
8469
8470 obj = dev_priv->fbdev->fb->obj;
8471 BUG_ON(!obj);
8472
8473 fb = &dev_priv->fbdev->fb->base;
8474 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
8475 fb->bits_per_pixel))
8476 return NULL;
8477
8478 if (obj->base.size < mode->vdisplay * fb->pitches[0])
8479 return NULL;
8480
8481 return fb;
8482 #else
8483 return NULL;
8484 #endif
8485 }
8486
8487 bool intel_get_load_detect_pipe(struct drm_connector *connector,
8488 struct drm_display_mode *mode,
8489 struct intel_load_detect_pipe *old,
8490 struct drm_modeset_acquire_ctx *ctx)
8491 {
8492 struct intel_crtc *intel_crtc;
8493 struct intel_encoder *intel_encoder =
8494 intel_attached_encoder(connector);
8495 struct drm_crtc *possible_crtc;
8496 struct drm_encoder *encoder = &intel_encoder->base;
8497 struct drm_crtc *crtc = NULL;
8498 struct drm_device *dev = encoder->dev;
8499 struct drm_framebuffer *fb;
8500 struct drm_mode_config *config = &dev->mode_config;
8501 int ret, i = -1;
8502
8503 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
8504 connector->base.id, connector->name,
8505 encoder->base.id, encoder->name);
8506
8507 retry:
8508 ret = drm_modeset_lock(&config->connection_mutex, ctx);
8509 if (ret)
8510 goto fail_unlock;
8511
8512 /*
8513 * Algorithm gets a little messy:
8514 *
8515 * - if the connector already has an assigned crtc, use it (but make
8516 * sure it's on first)
8517 *
8518 * - try to find the first unused crtc that can drive this connector,
8519 * and use that if we find one
8520 */
8521
8522 /* See if we already have a CRTC for this connector */
8523 if (encoder->crtc) {
8524 crtc = encoder->crtc;
8525
8526 ret = drm_modeset_lock(&crtc->mutex, ctx);
8527 if (ret)
8528 goto fail_unlock;
8529 ret = drm_modeset_lock(&crtc->primary->mutex, ctx);
8530 if (ret)
8531 goto fail_unlock;
8532
8533 old->dpms_mode = connector->dpms;
8534 old->load_detect_temp = false;
8535
8536 /* Make sure the crtc and connector are running */
8537 if (connector->dpms != DRM_MODE_DPMS_ON)
8538 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8539
8540 return true;
8541 }
8542
8543 /* Find an unused one (if possible) */
8544 for_each_crtc(dev, possible_crtc) {
8545 i++;
8546 if (!(encoder->possible_crtcs & (1 << i)))
8547 continue;
8548 if (possible_crtc->enabled)
8549 continue;
8550 /* This can occur when applying the pipe A quirk on resume. */
8551 if (to_intel_crtc(possible_crtc)->new_enabled)
8552 continue;
8553
8554 crtc = possible_crtc;
8555 break;
8556 }
8557
8558 /*
8559 * If we didn't find an unused CRTC, don't use any.
8560 */
8561 if (!crtc) {
8562 DRM_DEBUG_KMS("no pipe available for load-detect\n");
8563 goto fail_unlock;
8564 }
8565
8566 ret = drm_modeset_lock(&crtc->mutex, ctx);
8567 if (ret)
8568 goto fail_unlock;
8569 ret = drm_modeset_lock(&crtc->primary->mutex, ctx);
8570 if (ret)
8571 goto fail_unlock;
8572 intel_encoder->new_crtc = to_intel_crtc(crtc);
8573 to_intel_connector(connector)->new_encoder = intel_encoder;
8574
8575 intel_crtc = to_intel_crtc(crtc);
8576 intel_crtc->new_enabled = true;
8577 intel_crtc->new_config = intel_crtc->config;
8578 old->dpms_mode = connector->dpms;
8579 old->load_detect_temp = true;
8580 old->release_fb = NULL;
8581
8582 if (!mode)
8583 mode = &load_detect_mode;
8584
8585 /* We need a framebuffer large enough to accommodate all accesses
8586 * that the plane may generate whilst we perform load detection.
8587 * We can not rely on the fbcon either being present (we get called
8588 * during its initialisation to detect all boot displays, or it may
8589 * not even exist) or that it is large enough to satisfy the
8590 * requested mode.
8591 */
8592 fb = mode_fits_in_fbdev(dev, mode);
8593 if (fb == NULL) {
8594 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
8595 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
8596 old->release_fb = fb;
8597 } else
8598 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
8599 if (IS_ERR(fb)) {
8600 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
8601 goto fail;
8602 }
8603
8604 if (intel_set_mode(crtc, mode, 0, 0, fb)) {
8605 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
8606 if (old->release_fb)
8607 old->release_fb->funcs->destroy(old->release_fb);
8608 goto fail;
8609 }
8610
8611 /* let the connector get through one full cycle before testing */
8612 intel_wait_for_vblank(dev, intel_crtc->pipe);
8613 return true;
8614
8615 fail:
8616 intel_crtc->new_enabled = crtc->enabled;
8617 if (intel_crtc->new_enabled)
8618 intel_crtc->new_config = intel_crtc->config;
8619 else
8620 intel_crtc->new_config = NULL;
8621 fail_unlock:
8622 if (ret == -EDEADLK) {
8623 drm_modeset_backoff(ctx);
8624 goto retry;
8625 }
8626
8627 return false;
8628 }
8629
8630 void intel_release_load_detect_pipe(struct drm_connector *connector,
8631 struct intel_load_detect_pipe *old)
8632 {
8633 struct intel_encoder *intel_encoder =
8634 intel_attached_encoder(connector);
8635 struct drm_encoder *encoder = &intel_encoder->base;
8636 struct drm_crtc *crtc = encoder->crtc;
8637 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8638
8639 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
8640 connector->base.id, connector->name,
8641 encoder->base.id, encoder->name);
8642
8643 if (old->load_detect_temp) {
8644 to_intel_connector(connector)->new_encoder = NULL;
8645 intel_encoder->new_crtc = NULL;
8646 intel_crtc->new_enabled = false;
8647 intel_crtc->new_config = NULL;
8648 intel_set_mode(crtc, NULL, 0, 0, NULL);
8649
8650 if (old->release_fb) {
8651 drm_framebuffer_unregister_private(old->release_fb);
8652 drm_framebuffer_unreference(old->release_fb);
8653 }
8654
8655 return;
8656 }
8657
8658 /* Switch crtc and encoder back off if necessary */
8659 if (old->dpms_mode != DRM_MODE_DPMS_ON)
8660 connector->funcs->dpms(connector, old->dpms_mode);
8661 }
8662
8663 static int i9xx_pll_refclk(struct drm_device *dev,
8664 const struct intel_crtc_state *pipe_config)
8665 {
8666 struct drm_i915_private *dev_priv = dev->dev_private;
8667 u32 dpll = pipe_config->dpll_hw_state.dpll;
8668
8669 if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN)
8670 return dev_priv->vbt.lvds_ssc_freq;
8671 else if (HAS_PCH_SPLIT(dev))
8672 return 120000;
8673 else if (!IS_GEN2(dev))
8674 return 96000;
8675 else
8676 return 48000;
8677 }
8678
8679 /* Returns the clock of the currently programmed mode of the given pipe. */
8680 static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
8681 struct intel_crtc_state *pipe_config)
8682 {
8683 struct drm_device *dev = crtc->base.dev;
8684 struct drm_i915_private *dev_priv = dev->dev_private;
8685 int pipe = pipe_config->cpu_transcoder;
8686 u32 dpll = pipe_config->dpll_hw_state.dpll;
8687 u32 fp;
8688 intel_clock_t clock;
8689 int refclk = i9xx_pll_refclk(dev, pipe_config);
8690
8691 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
8692 fp = pipe_config->dpll_hw_state.fp0;
8693 else
8694 fp = pipe_config->dpll_hw_state.fp1;
8695
8696 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
8697 if (IS_PINEVIEW(dev)) {
8698 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
8699 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
8700 } else {
8701 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
8702 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
8703 }
8704
8705 if (!IS_GEN2(dev)) {
8706 if (IS_PINEVIEW(dev))
8707 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
8708 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
8709 else
8710 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
8711 DPLL_FPA01_P1_POST_DIV_SHIFT);
8712
8713 switch (dpll & DPLL_MODE_MASK) {
8714 case DPLLB_MODE_DAC_SERIAL:
8715 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
8716 5 : 10;
8717 break;
8718 case DPLLB_MODE_LVDS:
8719 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
8720 7 : 14;
8721 break;
8722 default:
8723 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
8724 "mode\n", (int)(dpll & DPLL_MODE_MASK));
8725 return;
8726 }
8727
8728 if (IS_PINEVIEW(dev))
8729 pineview_clock(refclk, &clock);
8730 else
8731 i9xx_clock(refclk, &clock);
8732 } else {
8733 u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS);
8734 bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN);
8735
8736 if (is_lvds) {
8737 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
8738 DPLL_FPA01_P1_POST_DIV_SHIFT);
8739
8740 if (lvds & LVDS_CLKB_POWER_UP)
8741 clock.p2 = 7;
8742 else
8743 clock.p2 = 14;
8744 } else {
8745 if (dpll & PLL_P1_DIVIDE_BY_TWO)
8746 clock.p1 = 2;
8747 else {
8748 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
8749 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
8750 }
8751 if (dpll & PLL_P2_DIVIDE_BY_4)
8752 clock.p2 = 4;
8753 else
8754 clock.p2 = 2;
8755 }
8756
8757 i9xx_clock(refclk, &clock);
8758 }
8759
8760 /*
8761 * This value includes pixel_multiplier. We will use
8762 * port_clock to compute adjusted_mode.crtc_clock in the
8763 * encoder's get_config() function.
8764 */
8765 pipe_config->port_clock = clock.dot;
8766 }
8767
8768 int intel_dotclock_calculate(int link_freq,
8769 const struct intel_link_m_n *m_n)
8770 {
8771 /*
8772 * The calculation for the data clock is:
8773 * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp
8774 * But we want to avoid losing precison if possible, so:
8775 * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp))
8776 *
8777 * and the link clock is simpler:
8778 * link_clock = (m * link_clock) / n
8779 */
8780
8781 if (!m_n->link_n)
8782 return 0;
8783
8784 return div_u64((u64)m_n->link_m * link_freq, m_n->link_n);
8785 }
8786
8787 static void ironlake_pch_clock_get(struct intel_crtc *crtc,
8788 struct intel_crtc_state *pipe_config)
8789 {
8790 struct drm_device *dev = crtc->base.dev;
8791
8792 /* read out port_clock from the DPLL */
8793 i9xx_crtc_clock_get(crtc, pipe_config);
8794
8795 /*
8796 * This value does not include pixel_multiplier.
8797 * We will check that port_clock and adjusted_mode.crtc_clock
8798 * agree once we know their relationship in the encoder's
8799 * get_config() function.
8800 */
8801 pipe_config->base.adjusted_mode.crtc_clock =
8802 intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000,
8803 &pipe_config->fdi_m_n);
8804 }
8805
8806 /** Returns the currently programmed mode of the given pipe. */
8807 struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
8808 struct drm_crtc *crtc)
8809 {
8810 struct drm_i915_private *dev_priv = dev->dev_private;
8811 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8812 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
8813 struct drm_display_mode *mode;
8814 struct intel_crtc_state pipe_config;
8815 int htot = I915_READ(HTOTAL(cpu_transcoder));
8816 int hsync = I915_READ(HSYNC(cpu_transcoder));
8817 int vtot = I915_READ(VTOTAL(cpu_transcoder));
8818 int vsync = I915_READ(VSYNC(cpu_transcoder));
8819 enum pipe pipe = intel_crtc->pipe;
8820
8821 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
8822 if (!mode)
8823 return NULL;
8824
8825 /*
8826 * Construct a pipe_config sufficient for getting the clock info
8827 * back out of crtc_clock_get.
8828 *
8829 * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need
8830 * to use a real value here instead.
8831 */
8832 pipe_config.cpu_transcoder = (enum transcoder) pipe;
8833 pipe_config.pixel_multiplier = 1;
8834 pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe));
8835 pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe));
8836 pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe));
8837 i9xx_crtc_clock_get(intel_crtc, &pipe_config);
8838
8839 mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier;
8840 mode->hdisplay = (htot & 0xffff) + 1;
8841 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
8842 mode->hsync_start = (hsync & 0xffff) + 1;
8843 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
8844 mode->vdisplay = (vtot & 0xffff) + 1;
8845 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
8846 mode->vsync_start = (vsync & 0xffff) + 1;
8847 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
8848
8849 drm_mode_set_name(mode);
8850
8851 return mode;
8852 }
8853
8854 static void intel_decrease_pllclock(struct drm_crtc *crtc)
8855 {
8856 struct drm_device *dev = crtc->dev;
8857 struct drm_i915_private *dev_priv = dev->dev_private;
8858 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8859
8860 if (!HAS_GMCH_DISPLAY(dev))
8861 return;
8862
8863 if (!dev_priv->lvds_downclock_avail)
8864 return;
8865
8866 /*
8867 * Since this is called by a timer, we should never get here in
8868 * the manual case.
8869 */
8870 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
8871 int pipe = intel_crtc->pipe;
8872 int dpll_reg = DPLL(pipe);
8873 int dpll;
8874
8875 DRM_DEBUG_DRIVER("downclocking LVDS\n");
8876
8877 assert_panel_unlocked(dev_priv, pipe);
8878
8879 dpll = I915_READ(dpll_reg);
8880 dpll |= DISPLAY_RATE_SELECT_FPA1;
8881 I915_WRITE(dpll_reg, dpll);
8882 intel_wait_for_vblank(dev, pipe);
8883 dpll = I915_READ(dpll_reg);
8884 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
8885 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
8886 }
8887
8888 }
8889
8890 void intel_mark_busy(struct drm_device *dev)
8891 {
8892 struct drm_i915_private *dev_priv = dev->dev_private;
8893
8894 if (dev_priv->mm.busy)
8895 return;
8896
8897 intel_runtime_pm_get(dev_priv);
8898 i915_update_gfx_val(dev_priv);
8899 dev_priv->mm.busy = true;
8900 }
8901
8902 void intel_mark_idle(struct drm_device *dev)
8903 {
8904 struct drm_i915_private *dev_priv = dev->dev_private;
8905 struct drm_crtc *crtc;
8906
8907 if (!dev_priv->mm.busy)
8908 return;
8909
8910 dev_priv->mm.busy = false;
8911
8912 if (!i915.powersave)
8913 goto out;
8914
8915 for_each_crtc(dev, crtc) {
8916 if (!crtc->primary->fb)
8917 continue;
8918
8919 intel_decrease_pllclock(crtc);
8920 }
8921
8922 if (INTEL_INFO(dev)->gen >= 6)
8923 gen6_rps_idle(dev->dev_private);
8924
8925 out:
8926 intel_runtime_pm_put(dev_priv);
8927 }
8928
8929 static void intel_crtc_set_state(struct intel_crtc *crtc,
8930 struct intel_crtc_state *crtc_state)
8931 {
8932 kfree(crtc->config);
8933 crtc->config = crtc_state;
8934 crtc->base.state = &crtc_state->base;
8935 }
8936
8937 static void intel_crtc_destroy(struct drm_crtc *crtc)
8938 {
8939 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8940 struct drm_device *dev = crtc->dev;
8941 struct intel_unpin_work *work;
8942
8943 spin_lock_irq(&dev->event_lock);
8944 work = intel_crtc->unpin_work;
8945 intel_crtc->unpin_work = NULL;
8946 spin_unlock_irq(&dev->event_lock);
8947
8948 if (work) {
8949 cancel_work_sync(&work->work);
8950 kfree(work);
8951 }
8952
8953 intel_crtc_set_state(intel_crtc, NULL);
8954 drm_crtc_cleanup(crtc);
8955
8956 kfree(intel_crtc);
8957 }
8958
8959 static void intel_unpin_work_fn(struct work_struct *__work)
8960 {
8961 struct intel_unpin_work *work =
8962 container_of(__work, struct intel_unpin_work, work);
8963 struct drm_device *dev = work->crtc->dev;
8964 enum pipe pipe = to_intel_crtc(work->crtc)->pipe;
8965
8966 mutex_lock(&dev->struct_mutex);
8967 intel_unpin_fb_obj(work->old_fb_obj);
8968 drm_gem_object_unreference(&work->pending_flip_obj->base);
8969 drm_gem_object_unreference(&work->old_fb_obj->base);
8970
8971 intel_fbc_update(dev);
8972
8973 if (work->flip_queued_req)
8974 i915_gem_request_assign(&work->flip_queued_req, NULL);
8975 mutex_unlock(&dev->struct_mutex);
8976
8977 intel_frontbuffer_flip_complete(dev, INTEL_FRONTBUFFER_PRIMARY(pipe));
8978
8979 BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0);
8980 atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count);
8981
8982 kfree(work);
8983 }
8984
8985 static void do_intel_finish_page_flip(struct drm_device *dev,
8986 struct drm_crtc *crtc)
8987 {
8988 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8989 struct intel_unpin_work *work;
8990 unsigned long flags;
8991
8992 /* Ignore early vblank irqs */
8993 if (intel_crtc == NULL)
8994 return;
8995
8996 /*
8997 * This is called both by irq handlers and the reset code (to complete
8998 * lost pageflips) so needs the full irqsave spinlocks.
8999 */
9000 spin_lock_irqsave(&dev->event_lock, flags);
9001 work = intel_crtc->unpin_work;
9002
9003 /* Ensure we don't miss a work->pending update ... */
9004 smp_rmb();
9005
9006 if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) {
9007 spin_unlock_irqrestore(&dev->event_lock, flags);
9008 return;
9009 }
9010
9011 page_flip_completed(intel_crtc);
9012
9013 spin_unlock_irqrestore(&dev->event_lock, flags);
9014 }
9015
9016 void intel_finish_page_flip(struct drm_device *dev, int pipe)
9017 {
9018 struct drm_i915_private *dev_priv = dev->dev_private;
9019 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
9020
9021 do_intel_finish_page_flip(dev, crtc);
9022 }
9023
9024 void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
9025 {
9026 struct drm_i915_private *dev_priv = dev->dev_private;
9027 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
9028
9029 do_intel_finish_page_flip(dev, crtc);
9030 }
9031
9032 /* Is 'a' after or equal to 'b'? */
9033 static bool g4x_flip_count_after_eq(u32 a, u32 b)
9034 {
9035 return !((a - b) & 0x80000000);
9036 }
9037
9038 static bool page_flip_finished(struct intel_crtc *crtc)
9039 {
9040 struct drm_device *dev = crtc->base.dev;
9041 struct drm_i915_private *dev_priv = dev->dev_private;
9042
9043 if (i915_reset_in_progress(&dev_priv->gpu_error) ||
9044 crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter))
9045 return true;
9046
9047 /*
9048 * The relevant registers doen't exist on pre-ctg.
9049 * As the flip done interrupt doesn't trigger for mmio
9050 * flips on gmch platforms, a flip count check isn't
9051 * really needed there. But since ctg has the registers,
9052 * include it in the check anyway.
9053 */
9054 if (INTEL_INFO(dev)->gen < 5 && !IS_G4X(dev))
9055 return true;
9056
9057 /*
9058 * A DSPSURFLIVE check isn't enough in case the mmio and CS flips
9059 * used the same base address. In that case the mmio flip might
9060 * have completed, but the CS hasn't even executed the flip yet.
9061 *
9062 * A flip count check isn't enough as the CS might have updated
9063 * the base address just after start of vblank, but before we
9064 * managed to process the interrupt. This means we'd complete the
9065 * CS flip too soon.
9066 *
9067 * Combining both checks should get us a good enough result. It may
9068 * still happen that the CS flip has been executed, but has not
9069 * yet actually completed. But in case the base address is the same
9070 * anyway, we don't really care.
9071 */
9072 return (I915_READ(DSPSURFLIVE(crtc->plane)) & ~0xfff) ==
9073 crtc->unpin_work->gtt_offset &&
9074 g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_GM45(crtc->pipe)),
9075 crtc->unpin_work->flip_count);
9076 }
9077
9078 void intel_prepare_page_flip(struct drm_device *dev, int plane)
9079 {
9080 struct drm_i915_private *dev_priv = dev->dev_private;
9081 struct intel_crtc *intel_crtc =
9082 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
9083 unsigned long flags;
9084
9085
9086 /*
9087 * This is called both by irq handlers and the reset code (to complete
9088 * lost pageflips) so needs the full irqsave spinlocks.
9089 *
9090 * NB: An MMIO update of the plane base pointer will also
9091 * generate a page-flip completion irq, i.e. every modeset
9092 * is also accompanied by a spurious intel_prepare_page_flip().
9093 */
9094 spin_lock_irqsave(&dev->event_lock, flags);
9095 if (intel_crtc->unpin_work && page_flip_finished(intel_crtc))
9096 atomic_inc_not_zero(&intel_crtc->unpin_work->pending);
9097 spin_unlock_irqrestore(&dev->event_lock, flags);
9098 }
9099
9100 static inline void intel_mark_page_flip_active(struct intel_crtc *intel_crtc)
9101 {
9102 /* Ensure that the work item is consistent when activating it ... */
9103 smp_wmb();
9104 atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING);
9105 /* and that it is marked active as soon as the irq could fire. */
9106 smp_wmb();
9107 }
9108
9109 static int intel_gen2_queue_flip(struct drm_device *dev,
9110 struct drm_crtc *crtc,
9111 struct drm_framebuffer *fb,
9112 struct drm_i915_gem_object *obj,
9113 struct intel_engine_cs *ring,
9114 uint32_t flags)
9115 {
9116 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9117 u32 flip_mask;
9118 int ret;
9119
9120 ret = intel_ring_begin(ring, 6);
9121 if (ret)
9122 return ret;
9123
9124 /* Can't queue multiple flips, so wait for the previous
9125 * one to finish before executing the next.
9126 */
9127 if (intel_crtc->plane)
9128 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
9129 else
9130 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
9131 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
9132 intel_ring_emit(ring, MI_NOOP);
9133 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9134 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9135 intel_ring_emit(ring, fb->pitches[0]);
9136 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9137 intel_ring_emit(ring, 0); /* aux display base address, unused */
9138
9139 intel_mark_page_flip_active(intel_crtc);
9140 __intel_ring_advance(ring);
9141 return 0;
9142 }
9143
9144 static int intel_gen3_queue_flip(struct drm_device *dev,
9145 struct drm_crtc *crtc,
9146 struct drm_framebuffer *fb,
9147 struct drm_i915_gem_object *obj,
9148 struct intel_engine_cs *ring,
9149 uint32_t flags)
9150 {
9151 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9152 u32 flip_mask;
9153 int ret;
9154
9155 ret = intel_ring_begin(ring, 6);
9156 if (ret)
9157 return ret;
9158
9159 if (intel_crtc->plane)
9160 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
9161 else
9162 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
9163 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
9164 intel_ring_emit(ring, MI_NOOP);
9165 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
9166 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9167 intel_ring_emit(ring, fb->pitches[0]);
9168 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9169 intel_ring_emit(ring, MI_NOOP);
9170
9171 intel_mark_page_flip_active(intel_crtc);
9172 __intel_ring_advance(ring);
9173 return 0;
9174 }
9175
9176 static int intel_gen4_queue_flip(struct drm_device *dev,
9177 struct drm_crtc *crtc,
9178 struct drm_framebuffer *fb,
9179 struct drm_i915_gem_object *obj,
9180 struct intel_engine_cs *ring,
9181 uint32_t flags)
9182 {
9183 struct drm_i915_private *dev_priv = dev->dev_private;
9184 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9185 uint32_t pf, pipesrc;
9186 int ret;
9187
9188 ret = intel_ring_begin(ring, 4);
9189 if (ret)
9190 return ret;
9191
9192 /* i965+ uses the linear or tiled offsets from the
9193 * Display Registers (which do not change across a page-flip)
9194 * so we need only reprogram the base address.
9195 */
9196 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9197 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9198 intel_ring_emit(ring, fb->pitches[0]);
9199 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset |
9200 obj->tiling_mode);
9201
9202 /* XXX Enabling the panel-fitter across page-flip is so far
9203 * untested on non-native modes, so ignore it for now.
9204 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
9205 */
9206 pf = 0;
9207 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
9208 intel_ring_emit(ring, pf | pipesrc);
9209
9210 intel_mark_page_flip_active(intel_crtc);
9211 __intel_ring_advance(ring);
9212 return 0;
9213 }
9214
9215 static int intel_gen6_queue_flip(struct drm_device *dev,
9216 struct drm_crtc *crtc,
9217 struct drm_framebuffer *fb,
9218 struct drm_i915_gem_object *obj,
9219 struct intel_engine_cs *ring,
9220 uint32_t flags)
9221 {
9222 struct drm_i915_private *dev_priv = dev->dev_private;
9223 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9224 uint32_t pf, pipesrc;
9225 int ret;
9226
9227 ret = intel_ring_begin(ring, 4);
9228 if (ret)
9229 return ret;
9230
9231 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9232 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9233 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
9234 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9235
9236 /* Contrary to the suggestions in the documentation,
9237 * "Enable Panel Fitter" does not seem to be required when page
9238 * flipping with a non-native mode, and worse causes a normal
9239 * modeset to fail.
9240 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
9241 */
9242 pf = 0;
9243 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
9244 intel_ring_emit(ring, pf | pipesrc);
9245
9246 intel_mark_page_flip_active(intel_crtc);
9247 __intel_ring_advance(ring);
9248 return 0;
9249 }
9250
9251 static int intel_gen7_queue_flip(struct drm_device *dev,
9252 struct drm_crtc *crtc,
9253 struct drm_framebuffer *fb,
9254 struct drm_i915_gem_object *obj,
9255 struct intel_engine_cs *ring,
9256 uint32_t flags)
9257 {
9258 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9259 uint32_t plane_bit = 0;
9260 int len, ret;
9261
9262 switch (intel_crtc->plane) {
9263 case PLANE_A:
9264 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
9265 break;
9266 case PLANE_B:
9267 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
9268 break;
9269 case PLANE_C:
9270 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
9271 break;
9272 default:
9273 WARN_ONCE(1, "unknown plane in flip command\n");
9274 return -ENODEV;
9275 }
9276
9277 len = 4;
9278 if (ring->id == RCS) {
9279 len += 6;
9280 /*
9281 * On Gen 8, SRM is now taking an extra dword to accommodate
9282 * 48bits addresses, and we need a NOOP for the batch size to
9283 * stay even.
9284 */
9285 if (IS_GEN8(dev))
9286 len += 2;
9287 }
9288
9289 /*
9290 * BSpec MI_DISPLAY_FLIP for IVB:
9291 * "The full packet must be contained within the same cache line."
9292 *
9293 * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same
9294 * cacheline, if we ever start emitting more commands before
9295 * the MI_DISPLAY_FLIP we may need to first emit everything else,
9296 * then do the cacheline alignment, and finally emit the
9297 * MI_DISPLAY_FLIP.
9298 */
9299 ret = intel_ring_cacheline_align(ring);
9300 if (ret)
9301 return ret;
9302
9303 ret = intel_ring_begin(ring, len);
9304 if (ret)
9305 return ret;
9306
9307 /* Unmask the flip-done completion message. Note that the bspec says that
9308 * we should do this for both the BCS and RCS, and that we must not unmask
9309 * more than one flip event at any time (or ensure that one flip message
9310 * can be sent by waiting for flip-done prior to queueing new flips).
9311 * Experimentation says that BCS works despite DERRMR masking all
9312 * flip-done completion events and that unmasking all planes at once
9313 * for the RCS also doesn't appear to drop events. Setting the DERRMR
9314 * to zero does lead to lockups within MI_DISPLAY_FLIP.
9315 */
9316 if (ring->id == RCS) {
9317 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1));
9318 intel_ring_emit(ring, DERRMR);
9319 intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE |
9320 DERRMR_PIPEB_PRI_FLIP_DONE |
9321 DERRMR_PIPEC_PRI_FLIP_DONE));
9322 if (IS_GEN8(dev))
9323 intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8(1) |
9324 MI_SRM_LRM_GLOBAL_GTT);
9325 else
9326 intel_ring_emit(ring, MI_STORE_REGISTER_MEM(1) |
9327 MI_SRM_LRM_GLOBAL_GTT);
9328 intel_ring_emit(ring, DERRMR);
9329 intel_ring_emit(ring, ring->scratch.gtt_offset + 256);
9330 if (IS_GEN8(dev)) {
9331 intel_ring_emit(ring, 0);
9332 intel_ring_emit(ring, MI_NOOP);
9333 }
9334 }
9335
9336 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
9337 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
9338 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9339 intel_ring_emit(ring, (MI_NOOP));
9340
9341 intel_mark_page_flip_active(intel_crtc);
9342 __intel_ring_advance(ring);
9343 return 0;
9344 }
9345
9346 static bool use_mmio_flip(struct intel_engine_cs *ring,
9347 struct drm_i915_gem_object *obj)
9348 {
9349 /*
9350 * This is not being used for older platforms, because
9351 * non-availability of flip done interrupt forces us to use
9352 * CS flips. Older platforms derive flip done using some clever
9353 * tricks involving the flip_pending status bits and vblank irqs.
9354 * So using MMIO flips there would disrupt this mechanism.
9355 */
9356
9357 if (ring == NULL)
9358 return true;
9359
9360 if (INTEL_INFO(ring->dev)->gen < 5)
9361 return false;
9362
9363 if (i915.use_mmio_flip < 0)
9364 return false;
9365 else if (i915.use_mmio_flip > 0)
9366 return true;
9367 else if (i915.enable_execlists)
9368 return true;
9369 else
9370 return ring != i915_gem_request_get_ring(obj->last_read_req);
9371 }
9372
9373 static void skl_do_mmio_flip(struct intel_crtc *intel_crtc)
9374 {
9375 struct drm_device *dev = intel_crtc->base.dev;
9376 struct drm_i915_private *dev_priv = dev->dev_private;
9377 struct drm_framebuffer *fb = intel_crtc->base.primary->fb;
9378 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
9379 struct drm_i915_gem_object *obj = intel_fb->obj;
9380 const enum pipe pipe = intel_crtc->pipe;
9381 u32 ctl, stride;
9382
9383 ctl = I915_READ(PLANE_CTL(pipe, 0));
9384 ctl &= ~PLANE_CTL_TILED_MASK;
9385 if (obj->tiling_mode == I915_TILING_X)
9386 ctl |= PLANE_CTL_TILED_X;
9387
9388 /*
9389 * The stride is either expressed as a multiple of 64 bytes chunks for
9390 * linear buffers or in number of tiles for tiled buffers.
9391 */
9392 stride = fb->pitches[0] >> 6;
9393 if (obj->tiling_mode == I915_TILING_X)
9394 stride = fb->pitches[0] >> 9; /* X tiles are 512 bytes wide */
9395
9396 /*
9397 * Both PLANE_CTL and PLANE_STRIDE are not updated on vblank but on
9398 * PLANE_SURF updates, the update is then guaranteed to be atomic.
9399 */
9400 I915_WRITE(PLANE_CTL(pipe, 0), ctl);
9401 I915_WRITE(PLANE_STRIDE(pipe, 0), stride);
9402
9403 I915_WRITE(PLANE_SURF(pipe, 0), intel_crtc->unpin_work->gtt_offset);
9404 POSTING_READ(PLANE_SURF(pipe, 0));
9405 }
9406
9407 static void ilk_do_mmio_flip(struct intel_crtc *intel_crtc)
9408 {
9409 struct drm_device *dev = intel_crtc->base.dev;
9410 struct drm_i915_private *dev_priv = dev->dev_private;
9411 struct intel_framebuffer *intel_fb =
9412 to_intel_framebuffer(intel_crtc->base.primary->fb);
9413 struct drm_i915_gem_object *obj = intel_fb->obj;
9414 u32 dspcntr;
9415 u32 reg;
9416
9417 reg = DSPCNTR(intel_crtc->plane);
9418 dspcntr = I915_READ(reg);
9419
9420 if (obj->tiling_mode != I915_TILING_NONE)
9421 dspcntr |= DISPPLANE_TILED;
9422 else
9423 dspcntr &= ~DISPPLANE_TILED;
9424
9425 I915_WRITE(reg, dspcntr);
9426
9427 I915_WRITE(DSPSURF(intel_crtc->plane),
9428 intel_crtc->unpin_work->gtt_offset);
9429 POSTING_READ(DSPSURF(intel_crtc->plane));
9430
9431 }
9432
9433 /*
9434 * XXX: This is the temporary way to update the plane registers until we get
9435 * around to using the usual plane update functions for MMIO flips
9436 */
9437 static void intel_do_mmio_flip(struct intel_crtc *intel_crtc)
9438 {
9439 struct drm_device *dev = intel_crtc->base.dev;
9440 bool atomic_update;
9441 u32 start_vbl_count;
9442
9443 intel_mark_page_flip_active(intel_crtc);
9444
9445 atomic_update = intel_pipe_update_start(intel_crtc, &start_vbl_count);
9446
9447 if (INTEL_INFO(dev)->gen >= 9)
9448 skl_do_mmio_flip(intel_crtc);
9449 else
9450 /* use_mmio_flip() retricts MMIO flips to ilk+ */
9451 ilk_do_mmio_flip(intel_crtc);
9452
9453 if (atomic_update)
9454 intel_pipe_update_end(intel_crtc, start_vbl_count);
9455 }
9456
9457 static void intel_mmio_flip_work_func(struct work_struct *work)
9458 {
9459 struct intel_crtc *crtc =
9460 container_of(work, struct intel_crtc, mmio_flip.work);
9461 struct intel_mmio_flip *mmio_flip;
9462
9463 mmio_flip = &crtc->mmio_flip;
9464 if (mmio_flip->req)
9465 WARN_ON(__i915_wait_request(mmio_flip->req,
9466 crtc->reset_counter,
9467 false, NULL, NULL) != 0);
9468
9469 intel_do_mmio_flip(crtc);
9470 if (mmio_flip->req) {
9471 mutex_lock(&crtc->base.dev->struct_mutex);
9472 i915_gem_request_assign(&mmio_flip->req, NULL);
9473 mutex_unlock(&crtc->base.dev->struct_mutex);
9474 }
9475 }
9476
9477 static int intel_queue_mmio_flip(struct drm_device *dev,
9478 struct drm_crtc *crtc,
9479 struct drm_framebuffer *fb,
9480 struct drm_i915_gem_object *obj,
9481 struct intel_engine_cs *ring,
9482 uint32_t flags)
9483 {
9484 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9485
9486 i915_gem_request_assign(&intel_crtc->mmio_flip.req,
9487 obj->last_write_req);
9488
9489 schedule_work(&intel_crtc->mmio_flip.work);
9490
9491 return 0;
9492 }
9493
9494 static int intel_gen9_queue_flip(struct drm_device *dev,
9495 struct drm_crtc *crtc,
9496 struct drm_framebuffer *fb,
9497 struct drm_i915_gem_object *obj,
9498 struct intel_engine_cs *ring,
9499 uint32_t flags)
9500 {
9501 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9502 uint32_t plane = 0, stride;
9503 int ret;
9504
9505 switch(intel_crtc->pipe) {
9506 case PIPE_A:
9507 plane = MI_DISPLAY_FLIP_SKL_PLANE_1_A;
9508 break;
9509 case PIPE_B:
9510 plane = MI_DISPLAY_FLIP_SKL_PLANE_1_B;
9511 break;
9512 case PIPE_C:
9513 plane = MI_DISPLAY_FLIP_SKL_PLANE_1_C;
9514 break;
9515 default:
9516 WARN_ONCE(1, "unknown plane in flip command\n");
9517 return -ENODEV;
9518 }
9519
9520 switch (obj->tiling_mode) {
9521 case I915_TILING_NONE:
9522 stride = fb->pitches[0] >> 6;
9523 break;
9524 case I915_TILING_X:
9525 stride = fb->pitches[0] >> 9;
9526 break;
9527 default:
9528 WARN_ONCE(1, "unknown tiling in flip command\n");
9529 return -ENODEV;
9530 }
9531
9532 ret = intel_ring_begin(ring, 10);
9533 if (ret)
9534 return ret;
9535
9536 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1));
9537 intel_ring_emit(ring, DERRMR);
9538 intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE |
9539 DERRMR_PIPEB_PRI_FLIP_DONE |
9540 DERRMR_PIPEC_PRI_FLIP_DONE));
9541 intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8(1) |
9542 MI_SRM_LRM_GLOBAL_GTT);
9543 intel_ring_emit(ring, DERRMR);
9544 intel_ring_emit(ring, ring->scratch.gtt_offset + 256);
9545 intel_ring_emit(ring, 0);
9546
9547 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane);
9548 intel_ring_emit(ring, stride << 6 | obj->tiling_mode);
9549 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
9550
9551 intel_mark_page_flip_active(intel_crtc);
9552 __intel_ring_advance(ring);
9553
9554 return 0;
9555 }
9556
9557 static int intel_default_queue_flip(struct drm_device *dev,
9558 struct drm_crtc *crtc,
9559 struct drm_framebuffer *fb,
9560 struct drm_i915_gem_object *obj,
9561 struct intel_engine_cs *ring,
9562 uint32_t flags)
9563 {
9564 return -ENODEV;
9565 }
9566
9567 static bool __intel_pageflip_stall_check(struct drm_device *dev,
9568 struct drm_crtc *crtc)
9569 {
9570 struct drm_i915_private *dev_priv = dev->dev_private;
9571 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9572 struct intel_unpin_work *work = intel_crtc->unpin_work;
9573 u32 addr;
9574
9575 if (atomic_read(&work->pending) >= INTEL_FLIP_COMPLETE)
9576 return true;
9577
9578 if (!work->enable_stall_check)
9579 return false;
9580
9581 if (work->flip_ready_vblank == 0) {
9582 if (work->flip_queued_req &&
9583 !i915_gem_request_completed(work->flip_queued_req, true))
9584 return false;
9585
9586 work->flip_ready_vblank = drm_vblank_count(dev, intel_crtc->pipe);
9587 }
9588
9589 if (drm_vblank_count(dev, intel_crtc->pipe) - work->flip_ready_vblank < 3)
9590 return false;
9591
9592 /* Potential stall - if we see that the flip has happened,
9593 * assume a missed interrupt. */
9594 if (INTEL_INFO(dev)->gen >= 4)
9595 addr = I915_HI_DISPBASE(I915_READ(DSPSURF(intel_crtc->plane)));
9596 else
9597 addr = I915_READ(DSPADDR(intel_crtc->plane));
9598
9599 /* There is a potential issue here with a false positive after a flip
9600 * to the same address. We could address this by checking for a
9601 * non-incrementing frame counter.
9602 */
9603 return addr == work->gtt_offset;
9604 }
9605
9606 void intel_check_page_flip(struct drm_device *dev, int pipe)
9607 {
9608 struct drm_i915_private *dev_priv = dev->dev_private;
9609 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
9610 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9611
9612 WARN_ON(!in_irq());
9613
9614 if (crtc == NULL)
9615 return;
9616
9617 spin_lock(&dev->event_lock);
9618 if (intel_crtc->unpin_work && __intel_pageflip_stall_check(dev, crtc)) {
9619 WARN_ONCE(1, "Kicking stuck page flip: queued at %d, now %d\n",
9620 intel_crtc->unpin_work->flip_queued_vblank, drm_vblank_count(dev, pipe));
9621 page_flip_completed(intel_crtc);
9622 }
9623 spin_unlock(&dev->event_lock);
9624 }
9625
9626 static int intel_crtc_page_flip(struct drm_crtc *crtc,
9627 struct drm_framebuffer *fb,
9628 struct drm_pending_vblank_event *event,
9629 uint32_t page_flip_flags)
9630 {
9631 struct drm_device *dev = crtc->dev;
9632 struct drm_i915_private *dev_priv = dev->dev_private;
9633 struct drm_framebuffer *old_fb = crtc->primary->fb;
9634 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
9635 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9636 struct drm_plane *primary = crtc->primary;
9637 enum pipe pipe = intel_crtc->pipe;
9638 struct intel_unpin_work *work;
9639 struct intel_engine_cs *ring;
9640 int ret;
9641
9642 /*
9643 * drm_mode_page_flip_ioctl() should already catch this, but double
9644 * check to be safe. In the future we may enable pageflipping from
9645 * a disabled primary plane.
9646 */
9647 if (WARN_ON(intel_fb_obj(old_fb) == NULL))
9648 return -EBUSY;
9649
9650 /* Can't change pixel format via MI display flips. */
9651 if (fb->pixel_format != crtc->primary->fb->pixel_format)
9652 return -EINVAL;
9653
9654 /*
9655 * TILEOFF/LINOFF registers can't be changed via MI display flips.
9656 * Note that pitch changes could also affect these register.
9657 */
9658 if (INTEL_INFO(dev)->gen > 3 &&
9659 (fb->offsets[0] != crtc->primary->fb->offsets[0] ||
9660 fb->pitches[0] != crtc->primary->fb->pitches[0]))
9661 return -EINVAL;
9662
9663 if (i915_terminally_wedged(&dev_priv->gpu_error))
9664 goto out_hang;
9665
9666 work = kzalloc(sizeof(*work), GFP_KERNEL);
9667 if (work == NULL)
9668 return -ENOMEM;
9669
9670 work->event = event;
9671 work->crtc = crtc;
9672 work->old_fb_obj = intel_fb_obj(old_fb);
9673 INIT_WORK(&work->work, intel_unpin_work_fn);
9674
9675 ret = drm_crtc_vblank_get(crtc);
9676 if (ret)
9677 goto free_work;
9678
9679 /* We borrow the event spin lock for protecting unpin_work */
9680 spin_lock_irq(&dev->event_lock);
9681 if (intel_crtc->unpin_work) {
9682 /* Before declaring the flip queue wedged, check if
9683 * the hardware completed the operation behind our backs.
9684 */
9685 if (__intel_pageflip_stall_check(dev, crtc)) {
9686 DRM_DEBUG_DRIVER("flip queue: previous flip completed, continuing\n");
9687 page_flip_completed(intel_crtc);
9688 } else {
9689 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
9690 spin_unlock_irq(&dev->event_lock);
9691
9692 drm_crtc_vblank_put(crtc);
9693 kfree(work);
9694 return -EBUSY;
9695 }
9696 }
9697 intel_crtc->unpin_work = work;
9698 spin_unlock_irq(&dev->event_lock);
9699
9700 if (atomic_read(&intel_crtc->unpin_work_count) >= 2)
9701 flush_workqueue(dev_priv->wq);
9702
9703 ret = i915_mutex_lock_interruptible(dev);
9704 if (ret)
9705 goto cleanup;
9706
9707 /* Reference the objects for the scheduled work. */
9708 drm_gem_object_reference(&work->old_fb_obj->base);
9709 drm_gem_object_reference(&obj->base);
9710
9711 crtc->primary->fb = fb;
9712
9713 work->pending_flip_obj = obj;
9714
9715 atomic_inc(&intel_crtc->unpin_work_count);
9716 intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter);
9717
9718 if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev))
9719 work->flip_count = I915_READ(PIPE_FLIPCOUNT_GM45(pipe)) + 1;
9720
9721 if (IS_VALLEYVIEW(dev)) {
9722 ring = &dev_priv->ring[BCS];
9723 if (obj->tiling_mode != work->old_fb_obj->tiling_mode)
9724 /* vlv: DISPLAY_FLIP fails to change tiling */
9725 ring = NULL;
9726 } else if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {
9727 ring = &dev_priv->ring[BCS];
9728 } else if (INTEL_INFO(dev)->gen >= 7) {
9729 ring = i915_gem_request_get_ring(obj->last_read_req);
9730 if (ring == NULL || ring->id != RCS)
9731 ring = &dev_priv->ring[BCS];
9732 } else {
9733 ring = &dev_priv->ring[RCS];
9734 }
9735
9736 ret = intel_pin_and_fence_fb_obj(crtc->primary, fb, ring);
9737 if (ret)
9738 goto cleanup_pending;
9739
9740 work->gtt_offset =
9741 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset;
9742
9743 if (use_mmio_flip(ring, obj)) {
9744 ret = intel_queue_mmio_flip(dev, crtc, fb, obj, ring,
9745 page_flip_flags);
9746 if (ret)
9747 goto cleanup_unpin;
9748
9749 i915_gem_request_assign(&work->flip_queued_req,
9750 obj->last_write_req);
9751 } else {
9752 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, ring,
9753 page_flip_flags);
9754 if (ret)
9755 goto cleanup_unpin;
9756
9757 i915_gem_request_assign(&work->flip_queued_req,
9758 intel_ring_get_request(ring));
9759 }
9760
9761 work->flip_queued_vblank = drm_vblank_count(dev, intel_crtc->pipe);
9762 work->enable_stall_check = true;
9763
9764 i915_gem_track_fb(work->old_fb_obj, obj,
9765 INTEL_FRONTBUFFER_PRIMARY(pipe));
9766
9767 intel_fbc_disable(dev);
9768 intel_frontbuffer_flip_prepare(dev, INTEL_FRONTBUFFER_PRIMARY(pipe));
9769 mutex_unlock(&dev->struct_mutex);
9770
9771 trace_i915_flip_request(intel_crtc->plane, obj);
9772
9773 return 0;
9774
9775 cleanup_unpin:
9776 intel_unpin_fb_obj(obj);
9777 cleanup_pending:
9778 atomic_dec(&intel_crtc->unpin_work_count);
9779 crtc->primary->fb = old_fb;
9780 drm_gem_object_unreference(&work->old_fb_obj->base);
9781 drm_gem_object_unreference(&obj->base);
9782 mutex_unlock(&dev->struct_mutex);
9783
9784 cleanup:
9785 spin_lock_irq(&dev->event_lock);
9786 intel_crtc->unpin_work = NULL;
9787 spin_unlock_irq(&dev->event_lock);
9788
9789 drm_crtc_vblank_put(crtc);
9790 free_work:
9791 kfree(work);
9792
9793 if (ret == -EIO) {
9794 out_hang:
9795 ret = intel_plane_restore(primary);
9796 if (ret == 0 && event) {
9797 spin_lock_irq(&dev->event_lock);
9798 drm_send_vblank_event(dev, pipe, event);
9799 spin_unlock_irq(&dev->event_lock);
9800 }
9801 }
9802 return ret;
9803 }
9804
9805 static struct drm_crtc_helper_funcs intel_helper_funcs = {
9806 .mode_set_base_atomic = intel_pipe_set_base_atomic,
9807 .load_lut = intel_crtc_load_lut,
9808 .atomic_begin = intel_begin_crtc_commit,
9809 .atomic_flush = intel_finish_crtc_commit,
9810 };
9811
9812 /**
9813 * intel_modeset_update_staged_output_state
9814 *
9815 * Updates the staged output configuration state, e.g. after we've read out the
9816 * current hw state.
9817 */
9818 static void intel_modeset_update_staged_output_state(struct drm_device *dev)
9819 {
9820 struct intel_crtc *crtc;
9821 struct intel_encoder *encoder;
9822 struct intel_connector *connector;
9823
9824 list_for_each_entry(connector, &dev->mode_config.connector_list,
9825 base.head) {
9826 connector->new_encoder =
9827 to_intel_encoder(connector->base.encoder);
9828 }
9829
9830 for_each_intel_encoder(dev, encoder) {
9831 encoder->new_crtc =
9832 to_intel_crtc(encoder->base.crtc);
9833 }
9834
9835 for_each_intel_crtc(dev, crtc) {
9836 crtc->new_enabled = crtc->base.enabled;
9837
9838 if (crtc->new_enabled)
9839 crtc->new_config = crtc->config;
9840 else
9841 crtc->new_config = NULL;
9842 }
9843 }
9844
9845 /**
9846 * intel_modeset_commit_output_state
9847 *
9848 * This function copies the stage display pipe configuration to the real one.
9849 */
9850 static void intel_modeset_commit_output_state(struct drm_device *dev)
9851 {
9852 struct intel_crtc *crtc;
9853 struct intel_encoder *encoder;
9854 struct intel_connector *connector;
9855
9856 list_for_each_entry(connector, &dev->mode_config.connector_list,
9857 base.head) {
9858 connector->base.encoder = &connector->new_encoder->base;
9859 }
9860
9861 for_each_intel_encoder(dev, encoder) {
9862 encoder->base.crtc = &encoder->new_crtc->base;
9863 }
9864
9865 for_each_intel_crtc(dev, crtc) {
9866 crtc->base.enabled = crtc->new_enabled;
9867 }
9868 }
9869
9870 static void
9871 connected_sink_compute_bpp(struct intel_connector *connector,
9872 struct intel_crtc_state *pipe_config)
9873 {
9874 int bpp = pipe_config->pipe_bpp;
9875
9876 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n",
9877 connector->base.base.id,
9878 connector->base.name);
9879
9880 /* Don't use an invalid EDID bpc value */
9881 if (connector->base.display_info.bpc &&
9882 connector->base.display_info.bpc * 3 < bpp) {
9883 DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n",
9884 bpp, connector->base.display_info.bpc*3);
9885 pipe_config->pipe_bpp = connector->base.display_info.bpc*3;
9886 }
9887
9888 /* Clamp bpp to 8 on screens without EDID 1.4 */
9889 if (connector->base.display_info.bpc == 0 && bpp > 24) {
9890 DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n",
9891 bpp);
9892 pipe_config->pipe_bpp = 24;
9893 }
9894 }
9895
9896 static int
9897 compute_baseline_pipe_bpp(struct intel_crtc *crtc,
9898 struct drm_framebuffer *fb,
9899 struct intel_crtc_state *pipe_config)
9900 {
9901 struct drm_device *dev = crtc->base.dev;
9902 struct intel_connector *connector;
9903 int bpp;
9904
9905 switch (fb->pixel_format) {
9906 case DRM_FORMAT_C8:
9907 bpp = 8*3; /* since we go through a colormap */
9908 break;
9909 case DRM_FORMAT_XRGB1555:
9910 case DRM_FORMAT_ARGB1555:
9911 /* checked in intel_framebuffer_init already */
9912 if (WARN_ON(INTEL_INFO(dev)->gen > 3))
9913 return -EINVAL;
9914 case DRM_FORMAT_RGB565:
9915 bpp = 6*3; /* min is 18bpp */
9916 break;
9917 case DRM_FORMAT_XBGR8888:
9918 case DRM_FORMAT_ABGR8888:
9919 /* checked in intel_framebuffer_init already */
9920 if (WARN_ON(INTEL_INFO(dev)->gen < 4))
9921 return -EINVAL;
9922 case DRM_FORMAT_XRGB8888:
9923 case DRM_FORMAT_ARGB8888:
9924 bpp = 8*3;
9925 break;
9926 case DRM_FORMAT_XRGB2101010:
9927 case DRM_FORMAT_ARGB2101010:
9928 case DRM_FORMAT_XBGR2101010:
9929 case DRM_FORMAT_ABGR2101010:
9930 /* checked in intel_framebuffer_init already */
9931 if (WARN_ON(INTEL_INFO(dev)->gen < 4))
9932 return -EINVAL;
9933 bpp = 10*3;
9934 break;
9935 /* TODO: gen4+ supports 16 bpc floating point, too. */
9936 default:
9937 DRM_DEBUG_KMS("unsupported depth\n");
9938 return -EINVAL;
9939 }
9940
9941 pipe_config->pipe_bpp = bpp;
9942
9943 /* Clamp display bpp to EDID value */
9944 list_for_each_entry(connector, &dev->mode_config.connector_list,
9945 base.head) {
9946 if (!connector->new_encoder ||
9947 connector->new_encoder->new_crtc != crtc)
9948 continue;
9949
9950 connected_sink_compute_bpp(connector, pipe_config);
9951 }
9952
9953 return bpp;
9954 }
9955
9956 static void intel_dump_crtc_timings(const struct drm_display_mode *mode)
9957 {
9958 DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, "
9959 "type: 0x%x flags: 0x%x\n",
9960 mode->crtc_clock,
9961 mode->crtc_hdisplay, mode->crtc_hsync_start,
9962 mode->crtc_hsync_end, mode->crtc_htotal,
9963 mode->crtc_vdisplay, mode->crtc_vsync_start,
9964 mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags);
9965 }
9966
9967 static void intel_dump_pipe_config(struct intel_crtc *crtc,
9968 struct intel_crtc_state *pipe_config,
9969 const char *context)
9970 {
9971 DRM_DEBUG_KMS("[CRTC:%d]%s config for pipe %c\n", crtc->base.base.id,
9972 context, pipe_name(crtc->pipe));
9973
9974 DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder));
9975 DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n",
9976 pipe_config->pipe_bpp, pipe_config->dither);
9977 DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
9978 pipe_config->has_pch_encoder,
9979 pipe_config->fdi_lanes,
9980 pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n,
9981 pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n,
9982 pipe_config->fdi_m_n.tu);
9983 DRM_DEBUG_KMS("dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
9984 pipe_config->has_dp_encoder,
9985 pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n,
9986 pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n,
9987 pipe_config->dp_m_n.tu);
9988
9989 DRM_DEBUG_KMS("dp: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n",
9990 pipe_config->has_dp_encoder,
9991 pipe_config->dp_m2_n2.gmch_m,
9992 pipe_config->dp_m2_n2.gmch_n,
9993 pipe_config->dp_m2_n2.link_m,
9994 pipe_config->dp_m2_n2.link_n,
9995 pipe_config->dp_m2_n2.tu);
9996
9997 DRM_DEBUG_KMS("audio: %i, infoframes: %i\n",
9998 pipe_config->has_audio,
9999 pipe_config->has_infoframe);
10000
10001 DRM_DEBUG_KMS("requested mode:\n");
10002 drm_mode_debug_printmodeline(&pipe_config->base.mode);
10003 DRM_DEBUG_KMS("adjusted mode:\n");
10004 drm_mode_debug_printmodeline(&pipe_config->base.adjusted_mode);
10005 intel_dump_crtc_timings(&pipe_config->base.adjusted_mode);
10006 DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock);
10007 DRM_DEBUG_KMS("pipe src size: %dx%d\n",
10008 pipe_config->pipe_src_w, pipe_config->pipe_src_h);
10009 DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n",
10010 pipe_config->gmch_pfit.control,
10011 pipe_config->gmch_pfit.pgm_ratios,
10012 pipe_config->gmch_pfit.lvds_border_bits);
10013 DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n",
10014 pipe_config->pch_pfit.pos,
10015 pipe_config->pch_pfit.size,
10016 pipe_config->pch_pfit.enabled ? "enabled" : "disabled");
10017 DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled);
10018 DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide);
10019 }
10020
10021 static bool encoders_cloneable(const struct intel_encoder *a,
10022 const struct intel_encoder *b)
10023 {
10024 /* masks could be asymmetric, so check both ways */
10025 return a == b || (a->cloneable & (1 << b->type) &&
10026 b->cloneable & (1 << a->type));
10027 }
10028
10029 static bool check_single_encoder_cloning(struct intel_crtc *crtc,
10030 struct intel_encoder *encoder)
10031 {
10032 struct drm_device *dev = crtc->base.dev;
10033 struct intel_encoder *source_encoder;
10034
10035 for_each_intel_encoder(dev, source_encoder) {
10036 if (source_encoder->new_crtc != crtc)
10037 continue;
10038
10039 if (!encoders_cloneable(encoder, source_encoder))
10040 return false;
10041 }
10042
10043 return true;
10044 }
10045
10046 static bool check_encoder_cloning(struct intel_crtc *crtc)
10047 {
10048 struct drm_device *dev = crtc->base.dev;
10049 struct intel_encoder *encoder;
10050
10051 for_each_intel_encoder(dev, encoder) {
10052 if (encoder->new_crtc != crtc)
10053 continue;
10054
10055 if (!check_single_encoder_cloning(crtc, encoder))
10056 return false;
10057 }
10058
10059 return true;
10060 }
10061
10062 static bool check_digital_port_conflicts(struct drm_device *dev)
10063 {
10064 struct intel_connector *connector;
10065 unsigned int used_ports = 0;
10066
10067 /*
10068 * Walk the connector list instead of the encoder
10069 * list to detect the problem on ddi platforms
10070 * where there's just one encoder per digital port.
10071 */
10072 list_for_each_entry(connector,
10073 &dev->mode_config.connector_list, base.head) {
10074 struct intel_encoder *encoder = connector->new_encoder;
10075
10076 if (!encoder)
10077 continue;
10078
10079 WARN_ON(!encoder->new_crtc);
10080
10081 switch (encoder->type) {
10082 unsigned int port_mask;
10083 case INTEL_OUTPUT_UNKNOWN:
10084 if (WARN_ON(!HAS_DDI(dev)))
10085 break;
10086 case INTEL_OUTPUT_DISPLAYPORT:
10087 case INTEL_OUTPUT_HDMI:
10088 case INTEL_OUTPUT_EDP:
10089 port_mask = 1 << enc_to_dig_port(&encoder->base)->port;
10090
10091 /* the same port mustn't appear more than once */
10092 if (used_ports & port_mask)
10093 return false;
10094
10095 used_ports |= port_mask;
10096 default:
10097 break;
10098 }
10099 }
10100
10101 return true;
10102 }
10103
10104 static struct intel_crtc_state *
10105 intel_modeset_pipe_config(struct drm_crtc *crtc,
10106 struct drm_framebuffer *fb,
10107 struct drm_display_mode *mode)
10108 {
10109 struct drm_device *dev = crtc->dev;
10110 struct intel_encoder *encoder;
10111 struct intel_crtc_state *pipe_config;
10112 int plane_bpp, ret = -EINVAL;
10113 bool retry = true;
10114
10115 if (!check_encoder_cloning(to_intel_crtc(crtc))) {
10116 DRM_DEBUG_KMS("rejecting invalid cloning configuration\n");
10117 return ERR_PTR(-EINVAL);
10118 }
10119
10120 if (!check_digital_port_conflicts(dev)) {
10121 DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n");
10122 return ERR_PTR(-EINVAL);
10123 }
10124
10125 pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL);
10126 if (!pipe_config)
10127 return ERR_PTR(-ENOMEM);
10128
10129 drm_mode_copy(&pipe_config->base.adjusted_mode, mode);
10130 drm_mode_copy(&pipe_config->base.mode, mode);
10131
10132 pipe_config->cpu_transcoder =
10133 (enum transcoder) to_intel_crtc(crtc)->pipe;
10134 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
10135
10136 /*
10137 * Sanitize sync polarity flags based on requested ones. If neither
10138 * positive or negative polarity is requested, treat this as meaning
10139 * negative polarity.
10140 */
10141 if (!(pipe_config->base.adjusted_mode.flags &
10142 (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC)))
10143 pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC;
10144
10145 if (!(pipe_config->base.adjusted_mode.flags &
10146 (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC)))
10147 pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC;
10148
10149 /* Compute a starting value for pipe_config->pipe_bpp taking the source
10150 * plane pixel format and any sink constraints into account. Returns the
10151 * source plane bpp so that dithering can be selected on mismatches
10152 * after encoders and crtc also have had their say. */
10153 plane_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc),
10154 fb, pipe_config);
10155 if (plane_bpp < 0)
10156 goto fail;
10157
10158 /*
10159 * Determine the real pipe dimensions. Note that stereo modes can
10160 * increase the actual pipe size due to the frame doubling and
10161 * insertion of additional space for blanks between the frame. This
10162 * is stored in the crtc timings. We use the requested mode to do this
10163 * computation to clearly distinguish it from the adjusted mode, which
10164 * can be changed by the connectors in the below retry loop.
10165 */
10166 drm_crtc_get_hv_timing(&pipe_config->base.mode,
10167 &pipe_config->pipe_src_w,
10168 &pipe_config->pipe_src_h);
10169
10170 encoder_retry:
10171 /* Ensure the port clock defaults are reset when retrying. */
10172 pipe_config->port_clock = 0;
10173 pipe_config->pixel_multiplier = 1;
10174
10175 /* Fill in default crtc timings, allow encoders to overwrite them. */
10176 drm_mode_set_crtcinfo(&pipe_config->base.adjusted_mode,
10177 CRTC_STEREO_DOUBLE);
10178
10179 /* Pass our mode to the connectors and the CRTC to give them a chance to
10180 * adjust it according to limitations or connector properties, and also
10181 * a chance to reject the mode entirely.
10182 */
10183 for_each_intel_encoder(dev, encoder) {
10184
10185 if (&encoder->new_crtc->base != crtc)
10186 continue;
10187
10188 if (!(encoder->compute_config(encoder, pipe_config))) {
10189 DRM_DEBUG_KMS("Encoder config failure\n");
10190 goto fail;
10191 }
10192 }
10193
10194 /* Set default port clock if not overwritten by the encoder. Needs to be
10195 * done afterwards in case the encoder adjusts the mode. */
10196 if (!pipe_config->port_clock)
10197 pipe_config->port_clock = pipe_config->base.adjusted_mode.crtc_clock
10198 * pipe_config->pixel_multiplier;
10199
10200 ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config);
10201 if (ret < 0) {
10202 DRM_DEBUG_KMS("CRTC fixup failed\n");
10203 goto fail;
10204 }
10205
10206 if (ret == RETRY) {
10207 if (WARN(!retry, "loop in pipe configuration computation\n")) {
10208 ret = -EINVAL;
10209 goto fail;
10210 }
10211
10212 DRM_DEBUG_KMS("CRTC bw constrained, retrying\n");
10213 retry = false;
10214 goto encoder_retry;
10215 }
10216
10217 pipe_config->dither = pipe_config->pipe_bpp != plane_bpp;
10218 DRM_DEBUG_KMS("plane bpp: %i, pipe bpp: %i, dithering: %i\n",
10219 plane_bpp, pipe_config->pipe_bpp, pipe_config->dither);
10220
10221 return pipe_config;
10222 fail:
10223 kfree(pipe_config);
10224 return ERR_PTR(ret);
10225 }
10226
10227 /* Computes which crtcs are affected and sets the relevant bits in the mask. For
10228 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
10229 static void
10230 intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes,
10231 unsigned *prepare_pipes, unsigned *disable_pipes)
10232 {
10233 struct intel_crtc *intel_crtc;
10234 struct drm_device *dev = crtc->dev;
10235 struct intel_encoder *encoder;
10236 struct intel_connector *connector;
10237 struct drm_crtc *tmp_crtc;
10238
10239 *disable_pipes = *modeset_pipes = *prepare_pipes = 0;
10240
10241 /* Check which crtcs have changed outputs connected to them, these need
10242 * to be part of the prepare_pipes mask. We don't (yet) support global
10243 * modeset across multiple crtcs, so modeset_pipes will only have one
10244 * bit set at most. */
10245 list_for_each_entry(connector, &dev->mode_config.connector_list,
10246 base.head) {
10247 if (connector->base.encoder == &connector->new_encoder->base)
10248 continue;
10249
10250 if (connector->base.encoder) {
10251 tmp_crtc = connector->base.encoder->crtc;
10252
10253 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
10254 }
10255
10256 if (connector->new_encoder)
10257 *prepare_pipes |=
10258 1 << connector->new_encoder->new_crtc->pipe;
10259 }
10260
10261 for_each_intel_encoder(dev, encoder) {
10262 if (encoder->base.crtc == &encoder->new_crtc->base)
10263 continue;
10264
10265 if (encoder->base.crtc) {
10266 tmp_crtc = encoder->base.crtc;
10267
10268 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
10269 }
10270
10271 if (encoder->new_crtc)
10272 *prepare_pipes |= 1 << encoder->new_crtc->pipe;
10273 }
10274
10275 /* Check for pipes that will be enabled/disabled ... */
10276 for_each_intel_crtc(dev, intel_crtc) {
10277 if (intel_crtc->base.enabled == intel_crtc->new_enabled)
10278 continue;
10279
10280 if (!intel_crtc->new_enabled)
10281 *disable_pipes |= 1 << intel_crtc->pipe;
10282 else
10283 *prepare_pipes |= 1 << intel_crtc->pipe;
10284 }
10285
10286
10287 /* set_mode is also used to update properties on life display pipes. */
10288 intel_crtc = to_intel_crtc(crtc);
10289 if (intel_crtc->new_enabled)
10290 *prepare_pipes |= 1 << intel_crtc->pipe;
10291
10292 /*
10293 * For simplicity do a full modeset on any pipe where the output routing
10294 * changed. We could be more clever, but that would require us to be
10295 * more careful with calling the relevant encoder->mode_set functions.
10296 */
10297 if (*prepare_pipes)
10298 *modeset_pipes = *prepare_pipes;
10299
10300 /* ... and mask these out. */
10301 *modeset_pipes &= ~(*disable_pipes);
10302 *prepare_pipes &= ~(*disable_pipes);
10303
10304 /*
10305 * HACK: We don't (yet) fully support global modesets. intel_set_config
10306 * obies this rule, but the modeset restore mode of
10307 * intel_modeset_setup_hw_state does not.
10308 */
10309 *modeset_pipes &= 1 << intel_crtc->pipe;
10310 *prepare_pipes &= 1 << intel_crtc->pipe;
10311
10312 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
10313 *modeset_pipes, *prepare_pipes, *disable_pipes);
10314 }
10315
10316 static bool intel_crtc_in_use(struct drm_crtc *crtc)
10317 {
10318 struct drm_encoder *encoder;
10319 struct drm_device *dev = crtc->dev;
10320
10321 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head)
10322 if (encoder->crtc == crtc)
10323 return true;
10324
10325 return false;
10326 }
10327
10328 static void
10329 intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes)
10330 {
10331 struct drm_i915_private *dev_priv = dev->dev_private;
10332 struct intel_encoder *intel_encoder;
10333 struct intel_crtc *intel_crtc;
10334 struct drm_connector *connector;
10335
10336 intel_shared_dpll_commit(dev_priv);
10337
10338 for_each_intel_encoder(dev, intel_encoder) {
10339 if (!intel_encoder->base.crtc)
10340 continue;
10341
10342 intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
10343
10344 if (prepare_pipes & (1 << intel_crtc->pipe))
10345 intel_encoder->connectors_active = false;
10346 }
10347
10348 intel_modeset_commit_output_state(dev);
10349
10350 /* Double check state. */
10351 for_each_intel_crtc(dev, intel_crtc) {
10352 WARN_ON(intel_crtc->base.enabled != intel_crtc_in_use(&intel_crtc->base));
10353 WARN_ON(intel_crtc->new_config &&
10354 intel_crtc->new_config != intel_crtc->config);
10355 WARN_ON(intel_crtc->base.enabled != !!intel_crtc->new_config);
10356 }
10357
10358 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
10359 if (!connector->encoder || !connector->encoder->crtc)
10360 continue;
10361
10362 intel_crtc = to_intel_crtc(connector->encoder->crtc);
10363
10364 if (prepare_pipes & (1 << intel_crtc->pipe)) {
10365 struct drm_property *dpms_property =
10366 dev->mode_config.dpms_property;
10367
10368 connector->dpms = DRM_MODE_DPMS_ON;
10369 drm_object_property_set_value(&connector->base,
10370 dpms_property,
10371 DRM_MODE_DPMS_ON);
10372
10373 intel_encoder = to_intel_encoder(connector->encoder);
10374 intel_encoder->connectors_active = true;
10375 }
10376 }
10377
10378 }
10379
10380 static bool intel_fuzzy_clock_check(int clock1, int clock2)
10381 {
10382 int diff;
10383
10384 if (clock1 == clock2)
10385 return true;
10386
10387 if (!clock1 || !clock2)
10388 return false;
10389
10390 diff = abs(clock1 - clock2);
10391
10392 if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105)
10393 return true;
10394
10395 return false;
10396 }
10397
10398 #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
10399 list_for_each_entry((intel_crtc), \
10400 &(dev)->mode_config.crtc_list, \
10401 base.head) \
10402 if (mask & (1 <<(intel_crtc)->pipe))
10403
10404 static bool
10405 intel_pipe_config_compare(struct drm_device *dev,
10406 struct intel_crtc_state *current_config,
10407 struct intel_crtc_state *pipe_config)
10408 {
10409 #define PIPE_CONF_CHECK_X(name) \
10410 if (current_config->name != pipe_config->name) { \
10411 DRM_ERROR("mismatch in " #name " " \
10412 "(expected 0x%08x, found 0x%08x)\n", \
10413 current_config->name, \
10414 pipe_config->name); \
10415 return false; \
10416 }
10417
10418 #define PIPE_CONF_CHECK_I(name) \
10419 if (current_config->name != pipe_config->name) { \
10420 DRM_ERROR("mismatch in " #name " " \
10421 "(expected %i, found %i)\n", \
10422 current_config->name, \
10423 pipe_config->name); \
10424 return false; \
10425 }
10426
10427 /* This is required for BDW+ where there is only one set of registers for
10428 * switching between high and low RR.
10429 * This macro can be used whenever a comparison has to be made between one
10430 * hw state and multiple sw state variables.
10431 */
10432 #define PIPE_CONF_CHECK_I_ALT(name, alt_name) \
10433 if ((current_config->name != pipe_config->name) && \
10434 (current_config->alt_name != pipe_config->name)) { \
10435 DRM_ERROR("mismatch in " #name " " \
10436 "(expected %i or %i, found %i)\n", \
10437 current_config->name, \
10438 current_config->alt_name, \
10439 pipe_config->name); \
10440 return false; \
10441 }
10442
10443 #define PIPE_CONF_CHECK_FLAGS(name, mask) \
10444 if ((current_config->name ^ pipe_config->name) & (mask)) { \
10445 DRM_ERROR("mismatch in " #name "(" #mask ") " \
10446 "(expected %i, found %i)\n", \
10447 current_config->name & (mask), \
10448 pipe_config->name & (mask)); \
10449 return false; \
10450 }
10451
10452 #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \
10453 if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \
10454 DRM_ERROR("mismatch in " #name " " \
10455 "(expected %i, found %i)\n", \
10456 current_config->name, \
10457 pipe_config->name); \
10458 return false; \
10459 }
10460
10461 #define PIPE_CONF_QUIRK(quirk) \
10462 ((current_config->quirks | pipe_config->quirks) & (quirk))
10463
10464 PIPE_CONF_CHECK_I(cpu_transcoder);
10465
10466 PIPE_CONF_CHECK_I(has_pch_encoder);
10467 PIPE_CONF_CHECK_I(fdi_lanes);
10468 PIPE_CONF_CHECK_I(fdi_m_n.gmch_m);
10469 PIPE_CONF_CHECK_I(fdi_m_n.gmch_n);
10470 PIPE_CONF_CHECK_I(fdi_m_n.link_m);
10471 PIPE_CONF_CHECK_I(fdi_m_n.link_n);
10472 PIPE_CONF_CHECK_I(fdi_m_n.tu);
10473
10474 PIPE_CONF_CHECK_I(has_dp_encoder);
10475
10476 if (INTEL_INFO(dev)->gen < 8) {
10477 PIPE_CONF_CHECK_I(dp_m_n.gmch_m);
10478 PIPE_CONF_CHECK_I(dp_m_n.gmch_n);
10479 PIPE_CONF_CHECK_I(dp_m_n.link_m);
10480 PIPE_CONF_CHECK_I(dp_m_n.link_n);
10481 PIPE_CONF_CHECK_I(dp_m_n.tu);
10482
10483 if (current_config->has_drrs) {
10484 PIPE_CONF_CHECK_I(dp_m2_n2.gmch_m);
10485 PIPE_CONF_CHECK_I(dp_m2_n2.gmch_n);
10486 PIPE_CONF_CHECK_I(dp_m2_n2.link_m);
10487 PIPE_CONF_CHECK_I(dp_m2_n2.link_n);
10488 PIPE_CONF_CHECK_I(dp_m2_n2.tu);
10489 }
10490 } else {
10491 PIPE_CONF_CHECK_I_ALT(dp_m_n.gmch_m, dp_m2_n2.gmch_m);
10492 PIPE_CONF_CHECK_I_ALT(dp_m_n.gmch_n, dp_m2_n2.gmch_n);
10493 PIPE_CONF_CHECK_I_ALT(dp_m_n.link_m, dp_m2_n2.link_m);
10494 PIPE_CONF_CHECK_I_ALT(dp_m_n.link_n, dp_m2_n2.link_n);
10495 PIPE_CONF_CHECK_I_ALT(dp_m_n.tu, dp_m2_n2.tu);
10496 }
10497
10498 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hdisplay);
10499 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_htotal);
10500 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_start);
10501 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_end);
10502 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_start);
10503 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_end);
10504
10505 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vdisplay);
10506 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vtotal);
10507 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_start);
10508 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_end);
10509 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_start);
10510 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_end);
10511
10512 PIPE_CONF_CHECK_I(pixel_multiplier);
10513 PIPE_CONF_CHECK_I(has_hdmi_sink);
10514 if ((INTEL_INFO(dev)->gen < 8 && !IS_HASWELL(dev)) ||
10515 IS_VALLEYVIEW(dev))
10516 PIPE_CONF_CHECK_I(limited_color_range);
10517 PIPE_CONF_CHECK_I(has_infoframe);
10518
10519 PIPE_CONF_CHECK_I(has_audio);
10520
10521 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
10522 DRM_MODE_FLAG_INTERLACE);
10523
10524 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) {
10525 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
10526 DRM_MODE_FLAG_PHSYNC);
10527 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
10528 DRM_MODE_FLAG_NHSYNC);
10529 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
10530 DRM_MODE_FLAG_PVSYNC);
10531 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
10532 DRM_MODE_FLAG_NVSYNC);
10533 }
10534
10535 PIPE_CONF_CHECK_I(pipe_src_w);
10536 PIPE_CONF_CHECK_I(pipe_src_h);
10537
10538 /*
10539 * FIXME: BIOS likes to set up a cloned config with lvds+external
10540 * screen. Since we don't yet re-compute the pipe config when moving
10541 * just the lvds port away to another pipe the sw tracking won't match.
10542 *
10543 * Proper atomic modesets with recomputed global state will fix this.
10544 * Until then just don't check gmch state for inherited modes.
10545 */
10546 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_INHERITED_MODE)) {
10547 PIPE_CONF_CHECK_I(gmch_pfit.control);
10548 /* pfit ratios are autocomputed by the hw on gen4+ */
10549 if (INTEL_INFO(dev)->gen < 4)
10550 PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios);
10551 PIPE_CONF_CHECK_I(gmch_pfit.lvds_border_bits);
10552 }
10553
10554 PIPE_CONF_CHECK_I(pch_pfit.enabled);
10555 if (current_config->pch_pfit.enabled) {
10556 PIPE_CONF_CHECK_I(pch_pfit.pos);
10557 PIPE_CONF_CHECK_I(pch_pfit.size);
10558 }
10559
10560 /* BDW+ don't expose a synchronous way to read the state */
10561 if (IS_HASWELL(dev))
10562 PIPE_CONF_CHECK_I(ips_enabled);
10563
10564 PIPE_CONF_CHECK_I(double_wide);
10565
10566 PIPE_CONF_CHECK_X(ddi_pll_sel);
10567
10568 PIPE_CONF_CHECK_I(shared_dpll);
10569 PIPE_CONF_CHECK_X(dpll_hw_state.dpll);
10570 PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md);
10571 PIPE_CONF_CHECK_X(dpll_hw_state.fp0);
10572 PIPE_CONF_CHECK_X(dpll_hw_state.fp1);
10573 PIPE_CONF_CHECK_X(dpll_hw_state.wrpll);
10574 PIPE_CONF_CHECK_X(dpll_hw_state.ctrl1);
10575 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1);
10576 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2);
10577
10578 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5)
10579 PIPE_CONF_CHECK_I(pipe_bpp);
10580
10581 PIPE_CONF_CHECK_CLOCK_FUZZY(base.adjusted_mode.crtc_clock);
10582 PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock);
10583
10584 #undef PIPE_CONF_CHECK_X
10585 #undef PIPE_CONF_CHECK_I
10586 #undef PIPE_CONF_CHECK_I_ALT
10587 #undef PIPE_CONF_CHECK_FLAGS
10588 #undef PIPE_CONF_CHECK_CLOCK_FUZZY
10589 #undef PIPE_CONF_QUIRK
10590
10591 return true;
10592 }
10593
10594 static void check_wm_state(struct drm_device *dev)
10595 {
10596 struct drm_i915_private *dev_priv = dev->dev_private;
10597 struct skl_ddb_allocation hw_ddb, *sw_ddb;
10598 struct intel_crtc *intel_crtc;
10599 int plane;
10600
10601 if (INTEL_INFO(dev)->gen < 9)
10602 return;
10603
10604 skl_ddb_get_hw_state(dev_priv, &hw_ddb);
10605 sw_ddb = &dev_priv->wm.skl_hw.ddb;
10606
10607 for_each_intel_crtc(dev, intel_crtc) {
10608 struct skl_ddb_entry *hw_entry, *sw_entry;
10609 const enum pipe pipe = intel_crtc->pipe;
10610
10611 if (!intel_crtc->active)
10612 continue;
10613
10614 /* planes */
10615 for_each_plane(pipe, plane) {
10616 hw_entry = &hw_ddb.plane[pipe][plane];
10617 sw_entry = &sw_ddb->plane[pipe][plane];
10618
10619 if (skl_ddb_entry_equal(hw_entry, sw_entry))
10620 continue;
10621
10622 DRM_ERROR("mismatch in DDB state pipe %c plane %d "
10623 "(expected (%u,%u), found (%u,%u))\n",
10624 pipe_name(pipe), plane + 1,
10625 sw_entry->start, sw_entry->end,
10626 hw_entry->start, hw_entry->end);
10627 }
10628
10629 /* cursor */
10630 hw_entry = &hw_ddb.cursor[pipe];
10631 sw_entry = &sw_ddb->cursor[pipe];
10632
10633 if (skl_ddb_entry_equal(hw_entry, sw_entry))
10634 continue;
10635
10636 DRM_ERROR("mismatch in DDB state pipe %c cursor "
10637 "(expected (%u,%u), found (%u,%u))\n",
10638 pipe_name(pipe),
10639 sw_entry->start, sw_entry->end,
10640 hw_entry->start, hw_entry->end);
10641 }
10642 }
10643
10644 static void
10645 check_connector_state(struct drm_device *dev)
10646 {
10647 struct intel_connector *connector;
10648
10649 list_for_each_entry(connector, &dev->mode_config.connector_list,
10650 base.head) {
10651 /* This also checks the encoder/connector hw state with the
10652 * ->get_hw_state callbacks. */
10653 intel_connector_check_state(connector);
10654
10655 I915_STATE_WARN(&connector->new_encoder->base != connector->base.encoder,
10656 "connector's staged encoder doesn't match current encoder\n");
10657 }
10658 }
10659
10660 static void
10661 check_encoder_state(struct drm_device *dev)
10662 {
10663 struct intel_encoder *encoder;
10664 struct intel_connector *connector;
10665
10666 for_each_intel_encoder(dev, encoder) {
10667 bool enabled = false;
10668 bool active = false;
10669 enum pipe pipe, tracked_pipe;
10670
10671 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
10672 encoder->base.base.id,
10673 encoder->base.name);
10674
10675 I915_STATE_WARN(&encoder->new_crtc->base != encoder->base.crtc,
10676 "encoder's stage crtc doesn't match current crtc\n");
10677 I915_STATE_WARN(encoder->connectors_active && !encoder->base.crtc,
10678 "encoder's active_connectors set, but no crtc\n");
10679
10680 list_for_each_entry(connector, &dev->mode_config.connector_list,
10681 base.head) {
10682 if (connector->base.encoder != &encoder->base)
10683 continue;
10684 enabled = true;
10685 if (connector->base.dpms != DRM_MODE_DPMS_OFF)
10686 active = true;
10687 }
10688 /*
10689 * for MST connectors if we unplug the connector is gone
10690 * away but the encoder is still connected to a crtc
10691 * until a modeset happens in response to the hotplug.
10692 */
10693 if (!enabled && encoder->base.encoder_type == DRM_MODE_ENCODER_DPMST)
10694 continue;
10695
10696 I915_STATE_WARN(!!encoder->base.crtc != enabled,
10697 "encoder's enabled state mismatch "
10698 "(expected %i, found %i)\n",
10699 !!encoder->base.crtc, enabled);
10700 I915_STATE_WARN(active && !encoder->base.crtc,
10701 "active encoder with no crtc\n");
10702
10703 I915_STATE_WARN(encoder->connectors_active != active,
10704 "encoder's computed active state doesn't match tracked active state "
10705 "(expected %i, found %i)\n", active, encoder->connectors_active);
10706
10707 active = encoder->get_hw_state(encoder, &pipe);
10708 I915_STATE_WARN(active != encoder->connectors_active,
10709 "encoder's hw state doesn't match sw tracking "
10710 "(expected %i, found %i)\n",
10711 encoder->connectors_active, active);
10712
10713 if (!encoder->base.crtc)
10714 continue;
10715
10716 tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe;
10717 I915_STATE_WARN(active && pipe != tracked_pipe,
10718 "active encoder's pipe doesn't match"
10719 "(expected %i, found %i)\n",
10720 tracked_pipe, pipe);
10721
10722 }
10723 }
10724
10725 static void
10726 check_crtc_state(struct drm_device *dev)
10727 {
10728 struct drm_i915_private *dev_priv = dev->dev_private;
10729 struct intel_crtc *crtc;
10730 struct intel_encoder *encoder;
10731 struct intel_crtc_state pipe_config;
10732
10733 for_each_intel_crtc(dev, crtc) {
10734 bool enabled = false;
10735 bool active = false;
10736
10737 memset(&pipe_config, 0, sizeof(pipe_config));
10738
10739 DRM_DEBUG_KMS("[CRTC:%d]\n",
10740 crtc->base.base.id);
10741
10742 I915_STATE_WARN(crtc->active && !crtc->base.enabled,
10743 "active crtc, but not enabled in sw tracking\n");
10744
10745 for_each_intel_encoder(dev, encoder) {
10746 if (encoder->base.crtc != &crtc->base)
10747 continue;
10748 enabled = true;
10749 if (encoder->connectors_active)
10750 active = true;
10751 }
10752
10753 I915_STATE_WARN(active != crtc->active,
10754 "crtc's computed active state doesn't match tracked active state "
10755 "(expected %i, found %i)\n", active, crtc->active);
10756 I915_STATE_WARN(enabled != crtc->base.enabled,
10757 "crtc's computed enabled state doesn't match tracked enabled state "
10758 "(expected %i, found %i)\n", enabled, crtc->base.enabled);
10759
10760 active = dev_priv->display.get_pipe_config(crtc,
10761 &pipe_config);
10762
10763 /* hw state is inconsistent with the pipe quirk */
10764 if ((crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
10765 (crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
10766 active = crtc->active;
10767
10768 for_each_intel_encoder(dev, encoder) {
10769 enum pipe pipe;
10770 if (encoder->base.crtc != &crtc->base)
10771 continue;
10772 if (encoder->get_hw_state(encoder, &pipe))
10773 encoder->get_config(encoder, &pipe_config);
10774 }
10775
10776 I915_STATE_WARN(crtc->active != active,
10777 "crtc active state doesn't match with hw state "
10778 "(expected %i, found %i)\n", crtc->active, active);
10779
10780 if (active &&
10781 !intel_pipe_config_compare(dev, crtc->config, &pipe_config)) {
10782 I915_STATE_WARN(1, "pipe state doesn't match!\n");
10783 intel_dump_pipe_config(crtc, &pipe_config,
10784 "[hw state]");
10785 intel_dump_pipe_config(crtc, crtc->config,
10786 "[sw state]");
10787 }
10788 }
10789 }
10790
10791 static void
10792 check_shared_dpll_state(struct drm_device *dev)
10793 {
10794 struct drm_i915_private *dev_priv = dev->dev_private;
10795 struct intel_crtc *crtc;
10796 struct intel_dpll_hw_state dpll_hw_state;
10797 int i;
10798
10799 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
10800 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
10801 int enabled_crtcs = 0, active_crtcs = 0;
10802 bool active;
10803
10804 memset(&dpll_hw_state, 0, sizeof(dpll_hw_state));
10805
10806 DRM_DEBUG_KMS("%s\n", pll->name);
10807
10808 active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state);
10809
10810 I915_STATE_WARN(pll->active > hweight32(pll->config.crtc_mask),
10811 "more active pll users than references: %i vs %i\n",
10812 pll->active, hweight32(pll->config.crtc_mask));
10813 I915_STATE_WARN(pll->active && !pll->on,
10814 "pll in active use but not on in sw tracking\n");
10815 I915_STATE_WARN(pll->on && !pll->active,
10816 "pll in on but not on in use in sw tracking\n");
10817 I915_STATE_WARN(pll->on != active,
10818 "pll on state mismatch (expected %i, found %i)\n",
10819 pll->on, active);
10820
10821 for_each_intel_crtc(dev, crtc) {
10822 if (crtc->base.enabled && intel_crtc_to_shared_dpll(crtc) == pll)
10823 enabled_crtcs++;
10824 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll)
10825 active_crtcs++;
10826 }
10827 I915_STATE_WARN(pll->active != active_crtcs,
10828 "pll active crtcs mismatch (expected %i, found %i)\n",
10829 pll->active, active_crtcs);
10830 I915_STATE_WARN(hweight32(pll->config.crtc_mask) != enabled_crtcs,
10831 "pll enabled crtcs mismatch (expected %i, found %i)\n",
10832 hweight32(pll->config.crtc_mask), enabled_crtcs);
10833
10834 I915_STATE_WARN(pll->on && memcmp(&pll->config.hw_state, &dpll_hw_state,
10835 sizeof(dpll_hw_state)),
10836 "pll hw state mismatch\n");
10837 }
10838 }
10839
10840 void
10841 intel_modeset_check_state(struct drm_device *dev)
10842 {
10843 check_wm_state(dev);
10844 check_connector_state(dev);
10845 check_encoder_state(dev);
10846 check_crtc_state(dev);
10847 check_shared_dpll_state(dev);
10848 }
10849
10850 void ironlake_check_encoder_dotclock(const struct intel_crtc_state *pipe_config,
10851 int dotclock)
10852 {
10853 /*
10854 * FDI already provided one idea for the dotclock.
10855 * Yell if the encoder disagrees.
10856 */
10857 WARN(!intel_fuzzy_clock_check(pipe_config->base.adjusted_mode.crtc_clock, dotclock),
10858 "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n",
10859 pipe_config->base.adjusted_mode.crtc_clock, dotclock);
10860 }
10861
10862 static void update_scanline_offset(struct intel_crtc *crtc)
10863 {
10864 struct drm_device *dev = crtc->base.dev;
10865
10866 /*
10867 * The scanline counter increments at the leading edge of hsync.
10868 *
10869 * On most platforms it starts counting from vtotal-1 on the
10870 * first active line. That means the scanline counter value is
10871 * always one less than what we would expect. Ie. just after
10872 * start of vblank, which also occurs at start of hsync (on the
10873 * last active line), the scanline counter will read vblank_start-1.
10874 *
10875 * On gen2 the scanline counter starts counting from 1 instead
10876 * of vtotal-1, so we have to subtract one (or rather add vtotal-1
10877 * to keep the value positive), instead of adding one.
10878 *
10879 * On HSW+ the behaviour of the scanline counter depends on the output
10880 * type. For DP ports it behaves like most other platforms, but on HDMI
10881 * there's an extra 1 line difference. So we need to add two instead of
10882 * one to the value.
10883 */
10884 if (IS_GEN2(dev)) {
10885 const struct drm_display_mode *mode = &crtc->config->base.adjusted_mode;
10886 int vtotal;
10887
10888 vtotal = mode->crtc_vtotal;
10889 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
10890 vtotal /= 2;
10891
10892 crtc->scanline_offset = vtotal - 1;
10893 } else if (HAS_DDI(dev) &&
10894 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) {
10895 crtc->scanline_offset = 2;
10896 } else
10897 crtc->scanline_offset = 1;
10898 }
10899
10900 static struct intel_crtc_state *
10901 intel_modeset_compute_config(struct drm_crtc *crtc,
10902 struct drm_display_mode *mode,
10903 struct drm_framebuffer *fb,
10904 unsigned *modeset_pipes,
10905 unsigned *prepare_pipes,
10906 unsigned *disable_pipes)
10907 {
10908 struct intel_crtc_state *pipe_config = NULL;
10909
10910 intel_modeset_affected_pipes(crtc, modeset_pipes,
10911 prepare_pipes, disable_pipes);
10912
10913 if ((*modeset_pipes) == 0)
10914 goto out;
10915
10916 /*
10917 * Note this needs changes when we start tracking multiple modes
10918 * and crtcs. At that point we'll need to compute the whole config
10919 * (i.e. one pipe_config for each crtc) rather than just the one
10920 * for this crtc.
10921 */
10922 pipe_config = intel_modeset_pipe_config(crtc, fb, mode);
10923 if (IS_ERR(pipe_config)) {
10924 goto out;
10925 }
10926 intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config,
10927 "[modeset]");
10928
10929 out:
10930 return pipe_config;
10931 }
10932
10933 static int __intel_set_mode(struct drm_crtc *crtc,
10934 struct drm_display_mode *mode,
10935 int x, int y, struct drm_framebuffer *fb,
10936 struct intel_crtc_state *pipe_config,
10937 unsigned modeset_pipes,
10938 unsigned prepare_pipes,
10939 unsigned disable_pipes)
10940 {
10941 struct drm_device *dev = crtc->dev;
10942 struct drm_i915_private *dev_priv = dev->dev_private;
10943 struct drm_display_mode *saved_mode;
10944 struct intel_crtc *intel_crtc;
10945 int ret = 0;
10946
10947 saved_mode = kmalloc(sizeof(*saved_mode), GFP_KERNEL);
10948 if (!saved_mode)
10949 return -ENOMEM;
10950
10951 *saved_mode = crtc->mode;
10952
10953 if (modeset_pipes)
10954 to_intel_crtc(crtc)->new_config = pipe_config;
10955
10956 /*
10957 * See if the config requires any additional preparation, e.g.
10958 * to adjust global state with pipes off. We need to do this
10959 * here so we can get the modeset_pipe updated config for the new
10960 * mode set on this crtc. For other crtcs we need to use the
10961 * adjusted_mode bits in the crtc directly.
10962 */
10963 if (IS_VALLEYVIEW(dev)) {
10964 valleyview_modeset_global_pipes(dev, &prepare_pipes);
10965
10966 /* may have added more to prepare_pipes than we should */
10967 prepare_pipes &= ~disable_pipes;
10968 }
10969
10970 if (dev_priv->display.crtc_compute_clock) {
10971 unsigned clear_pipes = modeset_pipes | disable_pipes;
10972
10973 ret = intel_shared_dpll_start_config(dev_priv, clear_pipes);
10974 if (ret)
10975 goto done;
10976
10977 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
10978 struct intel_crtc_state *state = intel_crtc->new_config;
10979 ret = dev_priv->display.crtc_compute_clock(intel_crtc,
10980 state);
10981 if (ret) {
10982 intel_shared_dpll_abort_config(dev_priv);
10983 goto done;
10984 }
10985 }
10986 }
10987
10988 for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc)
10989 intel_crtc_disable(&intel_crtc->base);
10990
10991 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
10992 if (intel_crtc->base.enabled)
10993 dev_priv->display.crtc_disable(&intel_crtc->base);
10994 }
10995
10996 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
10997 * to set it here already despite that we pass it down the callchain.
10998 *
10999 * Note we'll need to fix this up when we start tracking multiple
11000 * pipes; here we assume a single modeset_pipe and only track the
11001 * single crtc and mode.
11002 */
11003 if (modeset_pipes) {
11004 crtc->mode = *mode;
11005 /* mode_set/enable/disable functions rely on a correct pipe
11006 * config. */
11007 intel_crtc_set_state(to_intel_crtc(crtc), pipe_config);
11008
11009 /*
11010 * Calculate and store various constants which
11011 * are later needed by vblank and swap-completion
11012 * timestamping. They are derived from true hwmode.
11013 */
11014 drm_calc_timestamping_constants(crtc,
11015 &pipe_config->base.adjusted_mode);
11016 }
11017
11018 /* Only after disabling all output pipelines that will be changed can we
11019 * update the the output configuration. */
11020 intel_modeset_update_state(dev, prepare_pipes);
11021
11022 modeset_update_crtc_power_domains(dev);
11023
11024 /* Set up the DPLL and any encoders state that needs to adjust or depend
11025 * on the DPLL.
11026 */
11027 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
11028 struct drm_plane *primary = intel_crtc->base.primary;
11029 int vdisplay, hdisplay;
11030
11031 drm_crtc_get_hv_timing(mode, &hdisplay, &vdisplay);
11032 ret = primary->funcs->update_plane(primary, &intel_crtc->base,
11033 fb, 0, 0,
11034 hdisplay, vdisplay,
11035 x << 16, y << 16,
11036 hdisplay << 16, vdisplay << 16);
11037 }
11038
11039 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
11040 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
11041 update_scanline_offset(intel_crtc);
11042
11043 dev_priv->display.crtc_enable(&intel_crtc->base);
11044 }
11045
11046 /* FIXME: add subpixel order */
11047 done:
11048 if (ret && crtc->enabled)
11049 crtc->mode = *saved_mode;
11050
11051 kfree(saved_mode);
11052 return ret;
11053 }
11054
11055 static int intel_set_mode_pipes(struct drm_crtc *crtc,
11056 struct drm_display_mode *mode,
11057 int x, int y, struct drm_framebuffer *fb,
11058 struct intel_crtc_state *pipe_config,
11059 unsigned modeset_pipes,
11060 unsigned prepare_pipes,
11061 unsigned disable_pipes)
11062 {
11063 int ret;
11064
11065 ret = __intel_set_mode(crtc, mode, x, y, fb, pipe_config, modeset_pipes,
11066 prepare_pipes, disable_pipes);
11067
11068 if (ret == 0)
11069 intel_modeset_check_state(crtc->dev);
11070
11071 return ret;
11072 }
11073
11074 static int intel_set_mode(struct drm_crtc *crtc,
11075 struct drm_display_mode *mode,
11076 int x, int y, struct drm_framebuffer *fb)
11077 {
11078 struct intel_crtc_state *pipe_config;
11079 unsigned modeset_pipes, prepare_pipes, disable_pipes;
11080
11081 pipe_config = intel_modeset_compute_config(crtc, mode, fb,
11082 &modeset_pipes,
11083 &prepare_pipes,
11084 &disable_pipes);
11085
11086 if (IS_ERR(pipe_config))
11087 return PTR_ERR(pipe_config);
11088
11089 return intel_set_mode_pipes(crtc, mode, x, y, fb, pipe_config,
11090 modeset_pipes, prepare_pipes,
11091 disable_pipes);
11092 }
11093
11094 void intel_crtc_restore_mode(struct drm_crtc *crtc)
11095 {
11096 intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, crtc->primary->fb);
11097 }
11098
11099 #undef for_each_intel_crtc_masked
11100
11101 static void intel_set_config_free(struct intel_set_config *config)
11102 {
11103 if (!config)
11104 return;
11105
11106 kfree(config->save_connector_encoders);
11107 kfree(config->save_encoder_crtcs);
11108 kfree(config->save_crtc_enabled);
11109 kfree(config);
11110 }
11111
11112 static int intel_set_config_save_state(struct drm_device *dev,
11113 struct intel_set_config *config)
11114 {
11115 struct drm_crtc *crtc;
11116 struct drm_encoder *encoder;
11117 struct drm_connector *connector;
11118 int count;
11119
11120 config->save_crtc_enabled =
11121 kcalloc(dev->mode_config.num_crtc,
11122 sizeof(bool), GFP_KERNEL);
11123 if (!config->save_crtc_enabled)
11124 return -ENOMEM;
11125
11126 config->save_encoder_crtcs =
11127 kcalloc(dev->mode_config.num_encoder,
11128 sizeof(struct drm_crtc *), GFP_KERNEL);
11129 if (!config->save_encoder_crtcs)
11130 return -ENOMEM;
11131
11132 config->save_connector_encoders =
11133 kcalloc(dev->mode_config.num_connector,
11134 sizeof(struct drm_encoder *), GFP_KERNEL);
11135 if (!config->save_connector_encoders)
11136 return -ENOMEM;
11137
11138 /* Copy data. Note that driver private data is not affected.
11139 * Should anything bad happen only the expected state is
11140 * restored, not the drivers personal bookkeeping.
11141 */
11142 count = 0;
11143 for_each_crtc(dev, crtc) {
11144 config->save_crtc_enabled[count++] = crtc->enabled;
11145 }
11146
11147 count = 0;
11148 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
11149 config->save_encoder_crtcs[count++] = encoder->crtc;
11150 }
11151
11152 count = 0;
11153 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
11154 config->save_connector_encoders[count++] = connector->encoder;
11155 }
11156
11157 return 0;
11158 }
11159
11160 static void intel_set_config_restore_state(struct drm_device *dev,
11161 struct intel_set_config *config)
11162 {
11163 struct intel_crtc *crtc;
11164 struct intel_encoder *encoder;
11165 struct intel_connector *connector;
11166 int count;
11167
11168 count = 0;
11169 for_each_intel_crtc(dev, crtc) {
11170 crtc->new_enabled = config->save_crtc_enabled[count++];
11171
11172 if (crtc->new_enabled)
11173 crtc->new_config = crtc->config;
11174 else
11175 crtc->new_config = NULL;
11176 }
11177
11178 count = 0;
11179 for_each_intel_encoder(dev, encoder) {
11180 encoder->new_crtc =
11181 to_intel_crtc(config->save_encoder_crtcs[count++]);
11182 }
11183
11184 count = 0;
11185 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
11186 connector->new_encoder =
11187 to_intel_encoder(config->save_connector_encoders[count++]);
11188 }
11189 }
11190
11191 static bool
11192 is_crtc_connector_off(struct drm_mode_set *set)
11193 {
11194 int i;
11195
11196 if (set->num_connectors == 0)
11197 return false;
11198
11199 if (WARN_ON(set->connectors == NULL))
11200 return false;
11201
11202 for (i = 0; i < set->num_connectors; i++)
11203 if (set->connectors[i]->encoder &&
11204 set->connectors[i]->encoder->crtc == set->crtc &&
11205 set->connectors[i]->dpms != DRM_MODE_DPMS_ON)
11206 return true;
11207
11208 return false;
11209 }
11210
11211 static void
11212 intel_set_config_compute_mode_changes(struct drm_mode_set *set,
11213 struct intel_set_config *config)
11214 {
11215
11216 /* We should be able to check here if the fb has the same properties
11217 * and then just flip_or_move it */
11218 if (is_crtc_connector_off(set)) {
11219 config->mode_changed = true;
11220 } else if (set->crtc->primary->fb != set->fb) {
11221 /*
11222 * If we have no fb, we can only flip as long as the crtc is
11223 * active, otherwise we need a full mode set. The crtc may
11224 * be active if we've only disabled the primary plane, or
11225 * in fastboot situations.
11226 */
11227 if (set->crtc->primary->fb == NULL) {
11228 struct intel_crtc *intel_crtc =
11229 to_intel_crtc(set->crtc);
11230
11231 if (intel_crtc->active) {
11232 DRM_DEBUG_KMS("crtc has no fb, will flip\n");
11233 config->fb_changed = true;
11234 } else {
11235 DRM_DEBUG_KMS("inactive crtc, full mode set\n");
11236 config->mode_changed = true;
11237 }
11238 } else if (set->fb == NULL) {
11239 config->mode_changed = true;
11240 } else if (set->fb->pixel_format !=
11241 set->crtc->primary->fb->pixel_format) {
11242 config->mode_changed = true;
11243 } else {
11244 config->fb_changed = true;
11245 }
11246 }
11247
11248 if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y))
11249 config->fb_changed = true;
11250
11251 if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) {
11252 DRM_DEBUG_KMS("modes are different, full mode set\n");
11253 drm_mode_debug_printmodeline(&set->crtc->mode);
11254 drm_mode_debug_printmodeline(set->mode);
11255 config->mode_changed = true;
11256 }
11257
11258 DRM_DEBUG_KMS("computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n",
11259 set->crtc->base.id, config->mode_changed, config->fb_changed);
11260 }
11261
11262 static int
11263 intel_modeset_stage_output_state(struct drm_device *dev,
11264 struct drm_mode_set *set,
11265 struct intel_set_config *config)
11266 {
11267 struct intel_connector *connector;
11268 struct intel_encoder *encoder;
11269 struct intel_crtc *crtc;
11270 int ro;
11271
11272 /* The upper layers ensure that we either disable a crtc or have a list
11273 * of connectors. For paranoia, double-check this. */
11274 WARN_ON(!set->fb && (set->num_connectors != 0));
11275 WARN_ON(set->fb && (set->num_connectors == 0));
11276
11277 list_for_each_entry(connector, &dev->mode_config.connector_list,
11278 base.head) {
11279 /* Otherwise traverse passed in connector list and get encoders
11280 * for them. */
11281 for (ro = 0; ro < set->num_connectors; ro++) {
11282 if (set->connectors[ro] == &connector->base) {
11283 connector->new_encoder = intel_find_encoder(connector, to_intel_crtc(set->crtc)->pipe);
11284 break;
11285 }
11286 }
11287
11288 /* If we disable the crtc, disable all its connectors. Also, if
11289 * the connector is on the changing crtc but not on the new
11290 * connector list, disable it. */
11291 if ((!set->fb || ro == set->num_connectors) &&
11292 connector->base.encoder &&
11293 connector->base.encoder->crtc == set->crtc) {
11294 connector->new_encoder = NULL;
11295
11296 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
11297 connector->base.base.id,
11298 connector->base.name);
11299 }
11300
11301
11302 if (&connector->new_encoder->base != connector->base.encoder) {
11303 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
11304 config->mode_changed = true;
11305 }
11306 }
11307 /* connector->new_encoder is now updated for all connectors. */
11308
11309 /* Update crtc of enabled connectors. */
11310 list_for_each_entry(connector, &dev->mode_config.connector_list,
11311 base.head) {
11312 struct drm_crtc *new_crtc;
11313
11314 if (!connector->new_encoder)
11315 continue;
11316
11317 new_crtc = connector->new_encoder->base.crtc;
11318
11319 for (ro = 0; ro < set->num_connectors; ro++) {
11320 if (set->connectors[ro] == &connector->base)
11321 new_crtc = set->crtc;
11322 }
11323
11324 /* Make sure the new CRTC will work with the encoder */
11325 if (!drm_encoder_crtc_ok(&connector->new_encoder->base,
11326 new_crtc)) {
11327 return -EINVAL;
11328 }
11329 connector->new_encoder->new_crtc = to_intel_crtc(new_crtc);
11330
11331 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
11332 connector->base.base.id,
11333 connector->base.name,
11334 new_crtc->base.id);
11335 }
11336
11337 /* Check for any encoders that needs to be disabled. */
11338 for_each_intel_encoder(dev, encoder) {
11339 int num_connectors = 0;
11340 list_for_each_entry(connector,
11341 &dev->mode_config.connector_list,
11342 base.head) {
11343 if (connector->new_encoder == encoder) {
11344 WARN_ON(!connector->new_encoder->new_crtc);
11345 num_connectors++;
11346 }
11347 }
11348
11349 if (num_connectors == 0)
11350 encoder->new_crtc = NULL;
11351 else if (num_connectors > 1)
11352 return -EINVAL;
11353
11354 /* Only now check for crtc changes so we don't miss encoders
11355 * that will be disabled. */
11356 if (&encoder->new_crtc->base != encoder->base.crtc) {
11357 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
11358 config->mode_changed = true;
11359 }
11360 }
11361 /* Now we've also updated encoder->new_crtc for all encoders. */
11362 list_for_each_entry(connector, &dev->mode_config.connector_list,
11363 base.head) {
11364 if (connector->new_encoder)
11365 if (connector->new_encoder != connector->encoder)
11366 connector->encoder = connector->new_encoder;
11367 }
11368 for_each_intel_crtc(dev, crtc) {
11369 crtc->new_enabled = false;
11370
11371 for_each_intel_encoder(dev, encoder) {
11372 if (encoder->new_crtc == crtc) {
11373 crtc->new_enabled = true;
11374 break;
11375 }
11376 }
11377
11378 if (crtc->new_enabled != crtc->base.enabled) {
11379 DRM_DEBUG_KMS("crtc %sabled, full mode switch\n",
11380 crtc->new_enabled ? "en" : "dis");
11381 config->mode_changed = true;
11382 }
11383
11384 if (crtc->new_enabled)
11385 crtc->new_config = crtc->config;
11386 else
11387 crtc->new_config = NULL;
11388 }
11389
11390 return 0;
11391 }
11392
11393 static void disable_crtc_nofb(struct intel_crtc *crtc)
11394 {
11395 struct drm_device *dev = crtc->base.dev;
11396 struct intel_encoder *encoder;
11397 struct intel_connector *connector;
11398
11399 DRM_DEBUG_KMS("Trying to restore without FB -> disabling pipe %c\n",
11400 pipe_name(crtc->pipe));
11401
11402 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
11403 if (connector->new_encoder &&
11404 connector->new_encoder->new_crtc == crtc)
11405 connector->new_encoder = NULL;
11406 }
11407
11408 for_each_intel_encoder(dev, encoder) {
11409 if (encoder->new_crtc == crtc)
11410 encoder->new_crtc = NULL;
11411 }
11412
11413 crtc->new_enabled = false;
11414 crtc->new_config = NULL;
11415 }
11416
11417 static int intel_crtc_set_config(struct drm_mode_set *set)
11418 {
11419 struct drm_device *dev;
11420 struct drm_mode_set save_set;
11421 struct intel_set_config *config;
11422 struct intel_crtc_state *pipe_config;
11423 unsigned modeset_pipes, prepare_pipes, disable_pipes;
11424 int ret;
11425
11426 BUG_ON(!set);
11427 BUG_ON(!set->crtc);
11428 BUG_ON(!set->crtc->helper_private);
11429
11430 /* Enforce sane interface api - has been abused by the fb helper. */
11431 BUG_ON(!set->mode && set->fb);
11432 BUG_ON(set->fb && set->num_connectors == 0);
11433
11434 if (set->fb) {
11435 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
11436 set->crtc->base.id, set->fb->base.id,
11437 (int)set->num_connectors, set->x, set->y);
11438 } else {
11439 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id);
11440 }
11441
11442 dev = set->crtc->dev;
11443
11444 ret = -ENOMEM;
11445 config = kzalloc(sizeof(*config), GFP_KERNEL);
11446 if (!config)
11447 goto out_config;
11448
11449 ret = intel_set_config_save_state(dev, config);
11450 if (ret)
11451 goto out_config;
11452
11453 save_set.crtc = set->crtc;
11454 save_set.mode = &set->crtc->mode;
11455 save_set.x = set->crtc->x;
11456 save_set.y = set->crtc->y;
11457 save_set.fb = set->crtc->primary->fb;
11458
11459 /* Compute whether we need a full modeset, only an fb base update or no
11460 * change at all. In the future we might also check whether only the
11461 * mode changed, e.g. for LVDS where we only change the panel fitter in
11462 * such cases. */
11463 intel_set_config_compute_mode_changes(set, config);
11464
11465 ret = intel_modeset_stage_output_state(dev, set, config);
11466 if (ret)
11467 goto fail;
11468
11469 pipe_config = intel_modeset_compute_config(set->crtc, set->mode,
11470 set->fb,
11471 &modeset_pipes,
11472 &prepare_pipes,
11473 &disable_pipes);
11474 if (IS_ERR(pipe_config)) {
11475 ret = PTR_ERR(pipe_config);
11476 goto fail;
11477 } else if (pipe_config) {
11478 if (pipe_config->has_audio !=
11479 to_intel_crtc(set->crtc)->config->has_audio)
11480 config->mode_changed = true;
11481
11482 /*
11483 * Note we have an issue here with infoframes: current code
11484 * only updates them on the full mode set path per hw
11485 * requirements. So here we should be checking for any
11486 * required changes and forcing a mode set.
11487 */
11488 }
11489
11490 /* set_mode will free it in the mode_changed case */
11491 if (!config->mode_changed)
11492 kfree(pipe_config);
11493
11494 intel_update_pipe_size(to_intel_crtc(set->crtc));
11495
11496 if (config->mode_changed) {
11497 ret = intel_set_mode_pipes(set->crtc, set->mode,
11498 set->x, set->y, set->fb, pipe_config,
11499 modeset_pipes, prepare_pipes,
11500 disable_pipes);
11501 } else if (config->fb_changed) {
11502 struct intel_crtc *intel_crtc = to_intel_crtc(set->crtc);
11503 struct drm_plane *primary = set->crtc->primary;
11504 int vdisplay, hdisplay;
11505
11506 drm_crtc_get_hv_timing(set->mode, &hdisplay, &vdisplay);
11507 ret = primary->funcs->update_plane(primary, set->crtc, set->fb,
11508 0, 0, hdisplay, vdisplay,
11509 set->x << 16, set->y << 16,
11510 hdisplay << 16, vdisplay << 16);
11511
11512 /*
11513 * We need to make sure the primary plane is re-enabled if it
11514 * has previously been turned off.
11515 */
11516 if (!intel_crtc->primary_enabled && ret == 0) {
11517 WARN_ON(!intel_crtc->active);
11518 intel_enable_primary_hw_plane(set->crtc->primary, set->crtc);
11519 }
11520
11521 /*
11522 * In the fastboot case this may be our only check of the
11523 * state after boot. It would be better to only do it on
11524 * the first update, but we don't have a nice way of doing that
11525 * (and really, set_config isn't used much for high freq page
11526 * flipping, so increasing its cost here shouldn't be a big
11527 * deal).
11528 */
11529 if (i915.fastboot && ret == 0)
11530 intel_modeset_check_state(set->crtc->dev);
11531 }
11532
11533 if (ret) {
11534 DRM_DEBUG_KMS("failed to set mode on [CRTC:%d], err = %d\n",
11535 set->crtc->base.id, ret);
11536 fail:
11537 intel_set_config_restore_state(dev, config);
11538
11539 /*
11540 * HACK: if the pipe was on, but we didn't have a framebuffer,
11541 * force the pipe off to avoid oopsing in the modeset code
11542 * due to fb==NULL. This should only happen during boot since
11543 * we don't yet reconstruct the FB from the hardware state.
11544 */
11545 if (to_intel_crtc(save_set.crtc)->new_enabled && !save_set.fb)
11546 disable_crtc_nofb(to_intel_crtc(save_set.crtc));
11547
11548 /* Try to restore the config */
11549 if (config->mode_changed &&
11550 intel_set_mode(save_set.crtc, save_set.mode,
11551 save_set.x, save_set.y, save_set.fb))
11552 DRM_ERROR("failed to restore config after modeset failure\n");
11553 }
11554
11555 out_config:
11556 intel_set_config_free(config);
11557 return ret;
11558 }
11559
11560 static const struct drm_crtc_funcs intel_crtc_funcs = {
11561 .gamma_set = intel_crtc_gamma_set,
11562 .set_config = intel_crtc_set_config,
11563 .destroy = intel_crtc_destroy,
11564 .page_flip = intel_crtc_page_flip,
11565 };
11566
11567 static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv,
11568 struct intel_shared_dpll *pll,
11569 struct intel_dpll_hw_state *hw_state)
11570 {
11571 uint32_t val;
11572
11573 if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS))
11574 return false;
11575
11576 val = I915_READ(PCH_DPLL(pll->id));
11577 hw_state->dpll = val;
11578 hw_state->fp0 = I915_READ(PCH_FP0(pll->id));
11579 hw_state->fp1 = I915_READ(PCH_FP1(pll->id));
11580
11581 return val & DPLL_VCO_ENABLE;
11582 }
11583
11584 static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv,
11585 struct intel_shared_dpll *pll)
11586 {
11587 I915_WRITE(PCH_FP0(pll->id), pll->config.hw_state.fp0);
11588 I915_WRITE(PCH_FP1(pll->id), pll->config.hw_state.fp1);
11589 }
11590
11591 static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv,
11592 struct intel_shared_dpll *pll)
11593 {
11594 /* PCH refclock must be enabled first */
11595 ibx_assert_pch_refclk_enabled(dev_priv);
11596
11597 I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll);
11598
11599 /* Wait for the clocks to stabilize. */
11600 POSTING_READ(PCH_DPLL(pll->id));
11601 udelay(150);
11602
11603 /* The pixel multiplier can only be updated once the
11604 * DPLL is enabled and the clocks are stable.
11605 *
11606 * So write it again.
11607 */
11608 I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll);
11609 POSTING_READ(PCH_DPLL(pll->id));
11610 udelay(200);
11611 }
11612
11613 static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv,
11614 struct intel_shared_dpll *pll)
11615 {
11616 struct drm_device *dev = dev_priv->dev;
11617 struct intel_crtc *crtc;
11618
11619 /* Make sure no transcoder isn't still depending on us. */
11620 for_each_intel_crtc(dev, crtc) {
11621 if (intel_crtc_to_shared_dpll(crtc) == pll)
11622 assert_pch_transcoder_disabled(dev_priv, crtc->pipe);
11623 }
11624
11625 I915_WRITE(PCH_DPLL(pll->id), 0);
11626 POSTING_READ(PCH_DPLL(pll->id));
11627 udelay(200);
11628 }
11629
11630 static char *ibx_pch_dpll_names[] = {
11631 "PCH DPLL A",
11632 "PCH DPLL B",
11633 };
11634
11635 static void ibx_pch_dpll_init(struct drm_device *dev)
11636 {
11637 struct drm_i915_private *dev_priv = dev->dev_private;
11638 int i;
11639
11640 dev_priv->num_shared_dpll = 2;
11641
11642 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
11643 dev_priv->shared_dplls[i].id = i;
11644 dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i];
11645 dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set;
11646 dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable;
11647 dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable;
11648 dev_priv->shared_dplls[i].get_hw_state =
11649 ibx_pch_dpll_get_hw_state;
11650 }
11651 }
11652
11653 static void intel_shared_dpll_init(struct drm_device *dev)
11654 {
11655 struct drm_i915_private *dev_priv = dev->dev_private;
11656
11657 if (HAS_DDI(dev))
11658 intel_ddi_pll_init(dev);
11659 else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
11660 ibx_pch_dpll_init(dev);
11661 else
11662 dev_priv->num_shared_dpll = 0;
11663
11664 BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS);
11665 }
11666
11667 /**
11668 * intel_prepare_plane_fb - Prepare fb for usage on plane
11669 * @plane: drm plane to prepare for
11670 * @fb: framebuffer to prepare for presentation
11671 *
11672 * Prepares a framebuffer for usage on a display plane. Generally this
11673 * involves pinning the underlying object and updating the frontbuffer tracking
11674 * bits. Some older platforms need special physical address handling for
11675 * cursor planes.
11676 *
11677 * Returns 0 on success, negative error code on failure.
11678 */
11679 int
11680 intel_prepare_plane_fb(struct drm_plane *plane,
11681 struct drm_framebuffer *fb)
11682 {
11683 struct drm_device *dev = plane->dev;
11684 struct intel_plane *intel_plane = to_intel_plane(plane);
11685 enum pipe pipe = intel_plane->pipe;
11686 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
11687 struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->fb);
11688 unsigned frontbuffer_bits = 0;
11689 int ret = 0;
11690
11691 if (!obj)
11692 return 0;
11693
11694 switch (plane->type) {
11695 case DRM_PLANE_TYPE_PRIMARY:
11696 frontbuffer_bits = INTEL_FRONTBUFFER_PRIMARY(pipe);
11697 break;
11698 case DRM_PLANE_TYPE_CURSOR:
11699 frontbuffer_bits = INTEL_FRONTBUFFER_CURSOR(pipe);
11700 break;
11701 case DRM_PLANE_TYPE_OVERLAY:
11702 frontbuffer_bits = INTEL_FRONTBUFFER_SPRITE(pipe);
11703 break;
11704 }
11705
11706 mutex_lock(&dev->struct_mutex);
11707
11708 if (plane->type == DRM_PLANE_TYPE_CURSOR &&
11709 INTEL_INFO(dev)->cursor_needs_physical) {
11710 int align = IS_I830(dev) ? 16 * 1024 : 256;
11711 ret = i915_gem_object_attach_phys(obj, align);
11712 if (ret)
11713 DRM_DEBUG_KMS("failed to attach phys object\n");
11714 } else {
11715 ret = intel_pin_and_fence_fb_obj(plane, fb, NULL);
11716 }
11717
11718 if (ret == 0)
11719 i915_gem_track_fb(old_obj, obj, frontbuffer_bits);
11720
11721 mutex_unlock(&dev->struct_mutex);
11722
11723 return ret;
11724 }
11725
11726 /**
11727 * intel_cleanup_plane_fb - Cleans up an fb after plane use
11728 * @plane: drm plane to clean up for
11729 * @fb: old framebuffer that was on plane
11730 *
11731 * Cleans up a framebuffer that has just been removed from a plane.
11732 */
11733 void
11734 intel_cleanup_plane_fb(struct drm_plane *plane,
11735 struct drm_framebuffer *fb)
11736 {
11737 struct drm_device *dev = plane->dev;
11738 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
11739
11740 if (WARN_ON(!obj))
11741 return;
11742
11743 if (plane->type != DRM_PLANE_TYPE_CURSOR ||
11744 !INTEL_INFO(dev)->cursor_needs_physical) {
11745 mutex_lock(&dev->struct_mutex);
11746 intel_unpin_fb_obj(obj);
11747 mutex_unlock(&dev->struct_mutex);
11748 }
11749 }
11750
11751 static int
11752 intel_check_primary_plane(struct drm_plane *plane,
11753 struct intel_plane_state *state)
11754 {
11755 struct drm_device *dev = plane->dev;
11756 struct drm_i915_private *dev_priv = dev->dev_private;
11757 struct drm_crtc *crtc = state->base.crtc;
11758 struct intel_crtc *intel_crtc;
11759 struct intel_plane *intel_plane = to_intel_plane(plane);
11760 struct drm_framebuffer *fb = state->base.fb;
11761 struct drm_rect *dest = &state->dst;
11762 struct drm_rect *src = &state->src;
11763 const struct drm_rect *clip = &state->clip;
11764 int ret;
11765
11766 crtc = crtc ? crtc : plane->crtc;
11767 intel_crtc = to_intel_crtc(crtc);
11768
11769 ret = drm_plane_helper_check_update(plane, crtc, fb,
11770 src, dest, clip,
11771 DRM_PLANE_HELPER_NO_SCALING,
11772 DRM_PLANE_HELPER_NO_SCALING,
11773 false, true, &state->visible);
11774 if (ret)
11775 return ret;
11776
11777 if (intel_crtc->active) {
11778 intel_crtc->atomic.wait_for_flips = true;
11779
11780 /*
11781 * FBC does not work on some platforms for rotated
11782 * planes, so disable it when rotation is not 0 and
11783 * update it when rotation is set back to 0.
11784 *
11785 * FIXME: This is redundant with the fbc update done in
11786 * the primary plane enable function except that that
11787 * one is done too late. We eventually need to unify
11788 * this.
11789 */
11790 if (intel_crtc->primary_enabled &&
11791 INTEL_INFO(dev)->gen <= 4 && !IS_G4X(dev) &&
11792 dev_priv->fbc.plane == intel_crtc->plane &&
11793 intel_plane->rotation != BIT(DRM_ROTATE_0)) {
11794 intel_crtc->atomic.disable_fbc = true;
11795 }
11796
11797 if (state->visible) {
11798 /*
11799 * BDW signals flip done immediately if the plane
11800 * is disabled, even if the plane enable is already
11801 * armed to occur at the next vblank :(
11802 */
11803 if (IS_BROADWELL(dev) && !intel_crtc->primary_enabled)
11804 intel_crtc->atomic.wait_vblank = true;
11805 }
11806
11807 intel_crtc->atomic.fb_bits |=
11808 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe);
11809
11810 intel_crtc->atomic.update_fbc = true;
11811 }
11812
11813 return 0;
11814 }
11815
11816 static void
11817 intel_commit_primary_plane(struct drm_plane *plane,
11818 struct intel_plane_state *state)
11819 {
11820 struct drm_crtc *crtc = state->base.crtc;
11821 struct drm_framebuffer *fb = state->base.fb;
11822 struct drm_device *dev = plane->dev;
11823 struct drm_i915_private *dev_priv = dev->dev_private;
11824 struct intel_crtc *intel_crtc;
11825 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
11826 struct intel_plane *intel_plane = to_intel_plane(plane);
11827 struct drm_rect *src = &state->src;
11828
11829 crtc = crtc ? crtc : plane->crtc;
11830 intel_crtc = to_intel_crtc(crtc);
11831
11832 plane->fb = fb;
11833 crtc->x = src->x1 >> 16;
11834 crtc->y = src->y1 >> 16;
11835
11836 intel_plane->obj = obj;
11837
11838 if (intel_crtc->active) {
11839 if (state->visible) {
11840 /* FIXME: kill this fastboot hack */
11841 intel_update_pipe_size(intel_crtc);
11842
11843 intel_crtc->primary_enabled = true;
11844
11845 dev_priv->display.update_primary_plane(crtc, plane->fb,
11846 crtc->x, crtc->y);
11847 } else {
11848 /*
11849 * If clipping results in a non-visible primary plane,
11850 * we'll disable the primary plane. Note that this is
11851 * a bit different than what happens if userspace
11852 * explicitly disables the plane by passing fb=0
11853 * because plane->fb still gets set and pinned.
11854 */
11855 intel_disable_primary_hw_plane(plane, crtc);
11856 }
11857 }
11858 }
11859
11860 static void intel_begin_crtc_commit(struct drm_crtc *crtc)
11861 {
11862 struct drm_device *dev = crtc->dev;
11863 struct drm_i915_private *dev_priv = dev->dev_private;
11864 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
11865 struct intel_plane *intel_plane;
11866 struct drm_plane *p;
11867 unsigned fb_bits = 0;
11868
11869 /* Track fb's for any planes being disabled */
11870 list_for_each_entry(p, &dev->mode_config.plane_list, head) {
11871 intel_plane = to_intel_plane(p);
11872
11873 if (intel_crtc->atomic.disabled_planes &
11874 (1 << drm_plane_index(p))) {
11875 switch (p->type) {
11876 case DRM_PLANE_TYPE_PRIMARY:
11877 fb_bits = INTEL_FRONTBUFFER_PRIMARY(intel_plane->pipe);
11878 break;
11879 case DRM_PLANE_TYPE_CURSOR:
11880 fb_bits = INTEL_FRONTBUFFER_CURSOR(intel_plane->pipe);
11881 break;
11882 case DRM_PLANE_TYPE_OVERLAY:
11883 fb_bits = INTEL_FRONTBUFFER_SPRITE(intel_plane->pipe);
11884 break;
11885 }
11886
11887 mutex_lock(&dev->struct_mutex);
11888 i915_gem_track_fb(intel_fb_obj(p->fb), NULL, fb_bits);
11889 mutex_unlock(&dev->struct_mutex);
11890 }
11891 }
11892
11893 if (intel_crtc->atomic.wait_for_flips)
11894 intel_crtc_wait_for_pending_flips(crtc);
11895
11896 if (intel_crtc->atomic.disable_fbc)
11897 intel_fbc_disable(dev);
11898
11899 if (intel_crtc->atomic.pre_disable_primary)
11900 intel_pre_disable_primary(crtc);
11901
11902 if (intel_crtc->atomic.update_wm)
11903 intel_update_watermarks(crtc);
11904
11905 intel_runtime_pm_get(dev_priv);
11906
11907 /* Perform vblank evasion around commit operation */
11908 if (intel_crtc->active)
11909 intel_crtc->atomic.evade =
11910 intel_pipe_update_start(intel_crtc,
11911 &intel_crtc->atomic.start_vbl_count);
11912 }
11913
11914 static void intel_finish_crtc_commit(struct drm_crtc *crtc)
11915 {
11916 struct drm_device *dev = crtc->dev;
11917 struct drm_i915_private *dev_priv = dev->dev_private;
11918 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
11919 struct drm_plane *p;
11920
11921 if (intel_crtc->atomic.evade)
11922 intel_pipe_update_end(intel_crtc,
11923 intel_crtc->atomic.start_vbl_count);
11924
11925 intel_runtime_pm_put(dev_priv);
11926
11927 if (intel_crtc->atomic.wait_vblank)
11928 intel_wait_for_vblank(dev, intel_crtc->pipe);
11929
11930 intel_frontbuffer_flip(dev, intel_crtc->atomic.fb_bits);
11931
11932 if (intel_crtc->atomic.update_fbc) {
11933 mutex_lock(&dev->struct_mutex);
11934 intel_fbc_update(dev);
11935 mutex_unlock(&dev->struct_mutex);
11936 }
11937
11938 if (intel_crtc->atomic.post_enable_primary)
11939 intel_post_enable_primary(crtc);
11940
11941 drm_for_each_legacy_plane(p, &dev->mode_config.plane_list)
11942 if (intel_crtc->atomic.update_sprite_watermarks & drm_plane_index(p))
11943 intel_update_sprite_watermarks(p, crtc, 0, 0, 0,
11944 false, false);
11945
11946 memset(&intel_crtc->atomic, 0, sizeof(intel_crtc->atomic));
11947 }
11948
11949 /**
11950 * intel_plane_destroy - destroy a plane
11951 * @plane: plane to destroy
11952 *
11953 * Common destruction function for all types of planes (primary, cursor,
11954 * sprite).
11955 */
11956 void intel_plane_destroy(struct drm_plane *plane)
11957 {
11958 struct intel_plane *intel_plane = to_intel_plane(plane);
11959 drm_plane_cleanup(plane);
11960 kfree(intel_plane);
11961 }
11962
11963 static const struct drm_plane_funcs intel_primary_plane_funcs = {
11964 .update_plane = drm_plane_helper_update,
11965 .disable_plane = drm_plane_helper_disable,
11966 .destroy = intel_plane_destroy,
11967 .set_property = intel_plane_set_property,
11968 .atomic_duplicate_state = intel_plane_duplicate_state,
11969 .atomic_destroy_state = intel_plane_destroy_state,
11970
11971 };
11972
11973 static struct drm_plane *intel_primary_plane_create(struct drm_device *dev,
11974 int pipe)
11975 {
11976 struct intel_plane *primary;
11977 const uint32_t *intel_primary_formats;
11978 int num_formats;
11979
11980 primary = kzalloc(sizeof(*primary), GFP_KERNEL);
11981 if (primary == NULL)
11982 return NULL;
11983
11984 primary->base.state = intel_plane_duplicate_state(&primary->base);
11985 if (primary->base.state == NULL) {
11986 kfree(primary);
11987 return NULL;
11988 }
11989
11990 primary->can_scale = false;
11991 primary->max_downscale = 1;
11992 primary->pipe = pipe;
11993 primary->plane = pipe;
11994 primary->rotation = BIT(DRM_ROTATE_0);
11995 primary->check_plane = intel_check_primary_plane;
11996 primary->commit_plane = intel_commit_primary_plane;
11997 if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4)
11998 primary->plane = !pipe;
11999
12000 if (INTEL_INFO(dev)->gen <= 3) {
12001 intel_primary_formats = intel_primary_formats_gen2;
12002 num_formats = ARRAY_SIZE(intel_primary_formats_gen2);
12003 } else {
12004 intel_primary_formats = intel_primary_formats_gen4;
12005 num_formats = ARRAY_SIZE(intel_primary_formats_gen4);
12006 }
12007
12008 drm_universal_plane_init(dev, &primary->base, 0,
12009 &intel_primary_plane_funcs,
12010 intel_primary_formats, num_formats,
12011 DRM_PLANE_TYPE_PRIMARY);
12012
12013 if (INTEL_INFO(dev)->gen >= 4) {
12014 if (!dev->mode_config.rotation_property)
12015 dev->mode_config.rotation_property =
12016 drm_mode_create_rotation_property(dev,
12017 BIT(DRM_ROTATE_0) |
12018 BIT(DRM_ROTATE_180));
12019 if (dev->mode_config.rotation_property)
12020 drm_object_attach_property(&primary->base.base,
12021 dev->mode_config.rotation_property,
12022 primary->rotation);
12023 }
12024
12025 drm_plane_helper_add(&primary->base, &intel_plane_helper_funcs);
12026
12027 return &primary->base;
12028 }
12029
12030 static int
12031 intel_check_cursor_plane(struct drm_plane *plane,
12032 struct intel_plane_state *state)
12033 {
12034 struct drm_crtc *crtc = state->base.crtc;
12035 struct drm_device *dev = plane->dev;
12036 struct drm_framebuffer *fb = state->base.fb;
12037 struct drm_rect *dest = &state->dst;
12038 struct drm_rect *src = &state->src;
12039 const struct drm_rect *clip = &state->clip;
12040 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
12041 struct intel_crtc *intel_crtc;
12042 unsigned stride;
12043 int ret;
12044
12045 crtc = crtc ? crtc : plane->crtc;
12046 intel_crtc = to_intel_crtc(crtc);
12047
12048 ret = drm_plane_helper_check_update(plane, crtc, fb,
12049 src, dest, clip,
12050 DRM_PLANE_HELPER_NO_SCALING,
12051 DRM_PLANE_HELPER_NO_SCALING,
12052 true, true, &state->visible);
12053 if (ret)
12054 return ret;
12055
12056
12057 /* if we want to turn off the cursor ignore width and height */
12058 if (!obj)
12059 goto finish;
12060
12061 /* Check for which cursor types we support */
12062 if (!cursor_size_ok(dev, state->base.crtc_w, state->base.crtc_h)) {
12063 DRM_DEBUG("Cursor dimension %dx%d not supported\n",
12064 state->base.crtc_w, state->base.crtc_h);
12065 return -EINVAL;
12066 }
12067
12068 stride = roundup_pow_of_two(state->base.crtc_w) * 4;
12069 if (obj->base.size < stride * state->base.crtc_h) {
12070 DRM_DEBUG_KMS("buffer is too small\n");
12071 return -ENOMEM;
12072 }
12073
12074 if (fb == crtc->cursor->fb)
12075 return 0;
12076
12077 /* we only need to pin inside GTT if cursor is non-phy */
12078 mutex_lock(&dev->struct_mutex);
12079 if (!INTEL_INFO(dev)->cursor_needs_physical && obj->tiling_mode) {
12080 DRM_DEBUG_KMS("cursor cannot be tiled\n");
12081 ret = -EINVAL;
12082 }
12083 mutex_unlock(&dev->struct_mutex);
12084
12085 finish:
12086 if (intel_crtc->active) {
12087 if (intel_crtc->cursor_width != state->base.crtc_w)
12088 intel_crtc->atomic.update_wm = true;
12089
12090 intel_crtc->atomic.fb_bits |=
12091 INTEL_FRONTBUFFER_CURSOR(intel_crtc->pipe);
12092 }
12093
12094 return ret;
12095 }
12096
12097 static void
12098 intel_commit_cursor_plane(struct drm_plane *plane,
12099 struct intel_plane_state *state)
12100 {
12101 struct drm_crtc *crtc = state->base.crtc;
12102 struct drm_device *dev = plane->dev;
12103 struct intel_crtc *intel_crtc;
12104 struct intel_plane *intel_plane = to_intel_plane(plane);
12105 struct drm_i915_gem_object *obj = intel_fb_obj(state->base.fb);
12106 uint32_t addr;
12107
12108 crtc = crtc ? crtc : plane->crtc;
12109 intel_crtc = to_intel_crtc(crtc);
12110
12111 plane->fb = state->base.fb;
12112 crtc->cursor_x = state->base.crtc_x;
12113 crtc->cursor_y = state->base.crtc_y;
12114
12115 intel_plane->obj = obj;
12116
12117 if (intel_crtc->cursor_bo == obj)
12118 goto update;
12119
12120 if (!obj)
12121 addr = 0;
12122 else if (!INTEL_INFO(dev)->cursor_needs_physical)
12123 addr = i915_gem_obj_ggtt_offset(obj);
12124 else
12125 addr = obj->phys_handle->busaddr;
12126
12127 intel_crtc->cursor_addr = addr;
12128 intel_crtc->cursor_bo = obj;
12129 update:
12130 intel_crtc->cursor_width = state->base.crtc_w;
12131 intel_crtc->cursor_height = state->base.crtc_h;
12132
12133 if (intel_crtc->active)
12134 intel_crtc_update_cursor(crtc, state->visible);
12135 }
12136
12137 static const struct drm_plane_funcs intel_cursor_plane_funcs = {
12138 .update_plane = drm_plane_helper_update,
12139 .disable_plane = drm_plane_helper_disable,
12140 .destroy = intel_plane_destroy,
12141 .set_property = intel_plane_set_property,
12142 .atomic_duplicate_state = intel_plane_duplicate_state,
12143 .atomic_destroy_state = intel_plane_destroy_state,
12144 };
12145
12146 static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev,
12147 int pipe)
12148 {
12149 struct intel_plane *cursor;
12150
12151 cursor = kzalloc(sizeof(*cursor), GFP_KERNEL);
12152 if (cursor == NULL)
12153 return NULL;
12154
12155 cursor->base.state = intel_plane_duplicate_state(&cursor->base);
12156 if (cursor->base.state == NULL) {
12157 kfree(cursor);
12158 return NULL;
12159 }
12160
12161 cursor->can_scale = false;
12162 cursor->max_downscale = 1;
12163 cursor->pipe = pipe;
12164 cursor->plane = pipe;
12165 cursor->rotation = BIT(DRM_ROTATE_0);
12166 cursor->check_plane = intel_check_cursor_plane;
12167 cursor->commit_plane = intel_commit_cursor_plane;
12168
12169 drm_universal_plane_init(dev, &cursor->base, 0,
12170 &intel_cursor_plane_funcs,
12171 intel_cursor_formats,
12172 ARRAY_SIZE(intel_cursor_formats),
12173 DRM_PLANE_TYPE_CURSOR);
12174
12175 if (INTEL_INFO(dev)->gen >= 4) {
12176 if (!dev->mode_config.rotation_property)
12177 dev->mode_config.rotation_property =
12178 drm_mode_create_rotation_property(dev,
12179 BIT(DRM_ROTATE_0) |
12180 BIT(DRM_ROTATE_180));
12181 if (dev->mode_config.rotation_property)
12182 drm_object_attach_property(&cursor->base.base,
12183 dev->mode_config.rotation_property,
12184 cursor->rotation);
12185 }
12186
12187 drm_plane_helper_add(&cursor->base, &intel_plane_helper_funcs);
12188
12189 return &cursor->base;
12190 }
12191
12192 static void intel_crtc_init(struct drm_device *dev, int pipe)
12193 {
12194 struct drm_i915_private *dev_priv = dev->dev_private;
12195 struct intel_crtc *intel_crtc;
12196 struct intel_crtc_state *crtc_state = NULL;
12197 struct drm_plane *primary = NULL;
12198 struct drm_plane *cursor = NULL;
12199 int i, ret;
12200
12201 intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL);
12202 if (intel_crtc == NULL)
12203 return;
12204
12205 crtc_state = kzalloc(sizeof(*crtc_state), GFP_KERNEL);
12206 if (!crtc_state)
12207 goto fail;
12208 intel_crtc_set_state(intel_crtc, crtc_state);
12209
12210 primary = intel_primary_plane_create(dev, pipe);
12211 if (!primary)
12212 goto fail;
12213
12214 cursor = intel_cursor_plane_create(dev, pipe);
12215 if (!cursor)
12216 goto fail;
12217
12218 ret = drm_crtc_init_with_planes(dev, &intel_crtc->base, primary,
12219 cursor, &intel_crtc_funcs);
12220 if (ret)
12221 goto fail;
12222
12223 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
12224 for (i = 0; i < 256; i++) {
12225 intel_crtc->lut_r[i] = i;
12226 intel_crtc->lut_g[i] = i;
12227 intel_crtc->lut_b[i] = i;
12228 }
12229
12230 /*
12231 * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port
12232 * is hooked to pipe B. Hence we want plane A feeding pipe B.
12233 */
12234 intel_crtc->pipe = pipe;
12235 intel_crtc->plane = pipe;
12236 if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) {
12237 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
12238 intel_crtc->plane = !pipe;
12239 }
12240
12241 intel_crtc->cursor_base = ~0;
12242 intel_crtc->cursor_cntl = ~0;
12243 intel_crtc->cursor_size = ~0;
12244
12245 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
12246 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
12247 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
12248 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
12249
12250 INIT_WORK(&intel_crtc->mmio_flip.work, intel_mmio_flip_work_func);
12251
12252 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
12253
12254 WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe);
12255 return;
12256
12257 fail:
12258 if (primary)
12259 drm_plane_cleanup(primary);
12260 if (cursor)
12261 drm_plane_cleanup(cursor);
12262 kfree(crtc_state);
12263 kfree(intel_crtc);
12264 }
12265
12266 enum pipe intel_get_pipe_from_connector(struct intel_connector *connector)
12267 {
12268 struct drm_encoder *encoder = connector->base.encoder;
12269 struct drm_device *dev = connector->base.dev;
12270
12271 WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex));
12272
12273 if (!encoder || WARN_ON(!encoder->crtc))
12274 return INVALID_PIPE;
12275
12276 return to_intel_crtc(encoder->crtc)->pipe;
12277 }
12278
12279 int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
12280 struct drm_file *file)
12281 {
12282 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
12283 struct drm_crtc *drmmode_crtc;
12284 struct intel_crtc *crtc;
12285
12286 if (!drm_core_check_feature(dev, DRIVER_MODESET))
12287 return -ENODEV;
12288
12289 drmmode_crtc = drm_crtc_find(dev, pipe_from_crtc_id->crtc_id);
12290
12291 if (!drmmode_crtc) {
12292 DRM_ERROR("no such CRTC id\n");
12293 return -ENOENT;
12294 }
12295
12296 crtc = to_intel_crtc(drmmode_crtc);
12297 pipe_from_crtc_id->pipe = crtc->pipe;
12298
12299 return 0;
12300 }
12301
12302 static int intel_encoder_clones(struct intel_encoder *encoder)
12303 {
12304 struct drm_device *dev = encoder->base.dev;
12305 struct intel_encoder *source_encoder;
12306 int index_mask = 0;
12307 int entry = 0;
12308
12309 for_each_intel_encoder(dev, source_encoder) {
12310 if (encoders_cloneable(encoder, source_encoder))
12311 index_mask |= (1 << entry);
12312
12313 entry++;
12314 }
12315
12316 return index_mask;
12317 }
12318
12319 static bool has_edp_a(struct drm_device *dev)
12320 {
12321 struct drm_i915_private *dev_priv = dev->dev_private;
12322
12323 if (!IS_MOBILE(dev))
12324 return false;
12325
12326 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
12327 return false;
12328
12329 if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE))
12330 return false;
12331
12332 return true;
12333 }
12334
12335 static bool intel_crt_present(struct drm_device *dev)
12336 {
12337 struct drm_i915_private *dev_priv = dev->dev_private;
12338
12339 if (INTEL_INFO(dev)->gen >= 9)
12340 return false;
12341
12342 if (IS_HSW_ULT(dev) || IS_BDW_ULT(dev))
12343 return false;
12344
12345 if (IS_CHERRYVIEW(dev))
12346 return false;
12347
12348 if (IS_VALLEYVIEW(dev) && !dev_priv->vbt.int_crt_support)
12349 return false;
12350
12351 return true;
12352 }
12353
12354 static void intel_setup_outputs(struct drm_device *dev)
12355 {
12356 struct drm_i915_private *dev_priv = dev->dev_private;
12357 struct intel_encoder *encoder;
12358 bool dpd_is_edp = false;
12359
12360 intel_lvds_init(dev);
12361
12362 if (intel_crt_present(dev))
12363 intel_crt_init(dev);
12364
12365 if (HAS_DDI(dev)) {
12366 int found;
12367
12368 /* Haswell uses DDI functions to detect digital outputs */
12369 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
12370 /* DDI A only supports eDP */
12371 if (found)
12372 intel_ddi_init(dev, PORT_A);
12373
12374 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
12375 * register */
12376 found = I915_READ(SFUSE_STRAP);
12377
12378 if (found & SFUSE_STRAP_DDIB_DETECTED)
12379 intel_ddi_init(dev, PORT_B);
12380 if (found & SFUSE_STRAP_DDIC_DETECTED)
12381 intel_ddi_init(dev, PORT_C);
12382 if (found & SFUSE_STRAP_DDID_DETECTED)
12383 intel_ddi_init(dev, PORT_D);
12384 } else if (HAS_PCH_SPLIT(dev)) {
12385 int found;
12386 dpd_is_edp = intel_dp_is_edp(dev, PORT_D);
12387
12388 if (has_edp_a(dev))
12389 intel_dp_init(dev, DP_A, PORT_A);
12390
12391 if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) {
12392 /* PCH SDVOB multiplex with HDMIB */
12393 found = intel_sdvo_init(dev, PCH_SDVOB, true);
12394 if (!found)
12395 intel_hdmi_init(dev, PCH_HDMIB, PORT_B);
12396 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
12397 intel_dp_init(dev, PCH_DP_B, PORT_B);
12398 }
12399
12400 if (I915_READ(PCH_HDMIC) & SDVO_DETECTED)
12401 intel_hdmi_init(dev, PCH_HDMIC, PORT_C);
12402
12403 if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED)
12404 intel_hdmi_init(dev, PCH_HDMID, PORT_D);
12405
12406 if (I915_READ(PCH_DP_C) & DP_DETECTED)
12407 intel_dp_init(dev, PCH_DP_C, PORT_C);
12408
12409 if (I915_READ(PCH_DP_D) & DP_DETECTED)
12410 intel_dp_init(dev, PCH_DP_D, PORT_D);
12411 } else if (IS_VALLEYVIEW(dev)) {
12412 /*
12413 * The DP_DETECTED bit is the latched state of the DDC
12414 * SDA pin at boot. However since eDP doesn't require DDC
12415 * (no way to plug in a DP->HDMI dongle) the DDC pins for
12416 * eDP ports may have been muxed to an alternate function.
12417 * Thus we can't rely on the DP_DETECTED bit alone to detect
12418 * eDP ports. Consult the VBT as well as DP_DETECTED to
12419 * detect eDP ports.
12420 */
12421 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIB) & SDVO_DETECTED &&
12422 !intel_dp_is_edp(dev, PORT_B))
12423 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIB,
12424 PORT_B);
12425 if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED ||
12426 intel_dp_is_edp(dev, PORT_B))
12427 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B);
12428
12429 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIC) & SDVO_DETECTED &&
12430 !intel_dp_is_edp(dev, PORT_C))
12431 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIC,
12432 PORT_C);
12433 if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED ||
12434 intel_dp_is_edp(dev, PORT_C))
12435 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C, PORT_C);
12436
12437 if (IS_CHERRYVIEW(dev)) {
12438 if (I915_READ(VLV_DISPLAY_BASE + CHV_HDMID) & SDVO_DETECTED)
12439 intel_hdmi_init(dev, VLV_DISPLAY_BASE + CHV_HDMID,
12440 PORT_D);
12441 /* eDP not supported on port D, so don't check VBT */
12442 if (I915_READ(VLV_DISPLAY_BASE + DP_D) & DP_DETECTED)
12443 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_D, PORT_D);
12444 }
12445
12446 intel_dsi_init(dev);
12447 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
12448 bool found = false;
12449
12450 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
12451 DRM_DEBUG_KMS("probing SDVOB\n");
12452 found = intel_sdvo_init(dev, GEN3_SDVOB, true);
12453 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
12454 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
12455 intel_hdmi_init(dev, GEN4_HDMIB, PORT_B);
12456 }
12457
12458 if (!found && SUPPORTS_INTEGRATED_DP(dev))
12459 intel_dp_init(dev, DP_B, PORT_B);
12460 }
12461
12462 /* Before G4X SDVOC doesn't have its own detect register */
12463
12464 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
12465 DRM_DEBUG_KMS("probing SDVOC\n");
12466 found = intel_sdvo_init(dev, GEN3_SDVOC, false);
12467 }
12468
12469 if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) {
12470
12471 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
12472 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
12473 intel_hdmi_init(dev, GEN4_HDMIC, PORT_C);
12474 }
12475 if (SUPPORTS_INTEGRATED_DP(dev))
12476 intel_dp_init(dev, DP_C, PORT_C);
12477 }
12478
12479 if (SUPPORTS_INTEGRATED_DP(dev) &&
12480 (I915_READ(DP_D) & DP_DETECTED))
12481 intel_dp_init(dev, DP_D, PORT_D);
12482 } else if (IS_GEN2(dev))
12483 intel_dvo_init(dev);
12484
12485 if (SUPPORTS_TV(dev))
12486 intel_tv_init(dev);
12487
12488 intel_psr_init(dev);
12489
12490 for_each_intel_encoder(dev, encoder) {
12491 encoder->base.possible_crtcs = encoder->crtc_mask;
12492 encoder->base.possible_clones =
12493 intel_encoder_clones(encoder);
12494 }
12495
12496 intel_init_pch_refclk(dev);
12497
12498 drm_helper_move_panel_connectors_to_head(dev);
12499 }
12500
12501 static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
12502 {
12503 struct drm_device *dev = fb->dev;
12504 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
12505
12506 drm_framebuffer_cleanup(fb);
12507 mutex_lock(&dev->struct_mutex);
12508 WARN_ON(!intel_fb->obj->framebuffer_references--);
12509 drm_gem_object_unreference(&intel_fb->obj->base);
12510 mutex_unlock(&dev->struct_mutex);
12511 kfree(intel_fb);
12512 }
12513
12514 static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
12515 struct drm_file *file,
12516 unsigned int *handle)
12517 {
12518 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
12519 struct drm_i915_gem_object *obj = intel_fb->obj;
12520
12521 return drm_gem_handle_create(file, &obj->base, handle);
12522 }
12523
12524 static const struct drm_framebuffer_funcs intel_fb_funcs = {
12525 .destroy = intel_user_framebuffer_destroy,
12526 .create_handle = intel_user_framebuffer_create_handle,
12527 };
12528
12529 static int intel_framebuffer_init(struct drm_device *dev,
12530 struct intel_framebuffer *intel_fb,
12531 struct drm_mode_fb_cmd2 *mode_cmd,
12532 struct drm_i915_gem_object *obj)
12533 {
12534 int aligned_height;
12535 int pitch_limit;
12536 int ret;
12537
12538 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
12539
12540 if (obj->tiling_mode == I915_TILING_Y) {
12541 DRM_DEBUG("hardware does not support tiling Y\n");
12542 return -EINVAL;
12543 }
12544
12545 if (mode_cmd->pitches[0] & 63) {
12546 DRM_DEBUG("pitch (%d) must be at least 64 byte aligned\n",
12547 mode_cmd->pitches[0]);
12548 return -EINVAL;
12549 }
12550
12551 if (INTEL_INFO(dev)->gen >= 5 && !IS_VALLEYVIEW(dev)) {
12552 pitch_limit = 32*1024;
12553 } else if (INTEL_INFO(dev)->gen >= 4) {
12554 if (obj->tiling_mode)
12555 pitch_limit = 16*1024;
12556 else
12557 pitch_limit = 32*1024;
12558 } else if (INTEL_INFO(dev)->gen >= 3) {
12559 if (obj->tiling_mode)
12560 pitch_limit = 8*1024;
12561 else
12562 pitch_limit = 16*1024;
12563 } else
12564 /* XXX DSPC is limited to 4k tiled */
12565 pitch_limit = 8*1024;
12566
12567 if (mode_cmd->pitches[0] > pitch_limit) {
12568 DRM_DEBUG("%s pitch (%d) must be at less than %d\n",
12569 obj->tiling_mode ? "tiled" : "linear",
12570 mode_cmd->pitches[0], pitch_limit);
12571 return -EINVAL;
12572 }
12573
12574 if (obj->tiling_mode != I915_TILING_NONE &&
12575 mode_cmd->pitches[0] != obj->stride) {
12576 DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n",
12577 mode_cmd->pitches[0], obj->stride);
12578 return -EINVAL;
12579 }
12580
12581 /* Reject formats not supported by any plane early. */
12582 switch (mode_cmd->pixel_format) {
12583 case DRM_FORMAT_C8:
12584 case DRM_FORMAT_RGB565:
12585 case DRM_FORMAT_XRGB8888:
12586 case DRM_FORMAT_ARGB8888:
12587 break;
12588 case DRM_FORMAT_XRGB1555:
12589 case DRM_FORMAT_ARGB1555:
12590 if (INTEL_INFO(dev)->gen > 3) {
12591 DRM_DEBUG("unsupported pixel format: %s\n",
12592 drm_get_format_name(mode_cmd->pixel_format));
12593 return -EINVAL;
12594 }
12595 break;
12596 case DRM_FORMAT_XBGR8888:
12597 case DRM_FORMAT_ABGR8888:
12598 case DRM_FORMAT_XRGB2101010:
12599 case DRM_FORMAT_ARGB2101010:
12600 case DRM_FORMAT_XBGR2101010:
12601 case DRM_FORMAT_ABGR2101010:
12602 if (INTEL_INFO(dev)->gen < 4) {
12603 DRM_DEBUG("unsupported pixel format: %s\n",
12604 drm_get_format_name(mode_cmd->pixel_format));
12605 return -EINVAL;
12606 }
12607 break;
12608 case DRM_FORMAT_YUYV:
12609 case DRM_FORMAT_UYVY:
12610 case DRM_FORMAT_YVYU:
12611 case DRM_FORMAT_VYUY:
12612 if (INTEL_INFO(dev)->gen < 5) {
12613 DRM_DEBUG("unsupported pixel format: %s\n",
12614 drm_get_format_name(mode_cmd->pixel_format));
12615 return -EINVAL;
12616 }
12617 break;
12618 default:
12619 DRM_DEBUG("unsupported pixel format: %s\n",
12620 drm_get_format_name(mode_cmd->pixel_format));
12621 return -EINVAL;
12622 }
12623
12624 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
12625 if (mode_cmd->offsets[0] != 0)
12626 return -EINVAL;
12627
12628 aligned_height = intel_align_height(dev, mode_cmd->height,
12629 obj->tiling_mode);
12630 /* FIXME drm helper for size checks (especially planar formats)? */
12631 if (obj->base.size < aligned_height * mode_cmd->pitches[0])
12632 return -EINVAL;
12633
12634 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
12635 intel_fb->obj = obj;
12636 intel_fb->obj->framebuffer_references++;
12637
12638 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
12639 if (ret) {
12640 DRM_ERROR("framebuffer init failed %d\n", ret);
12641 return ret;
12642 }
12643
12644 return 0;
12645 }
12646
12647 static struct drm_framebuffer *
12648 intel_user_framebuffer_create(struct drm_device *dev,
12649 struct drm_file *filp,
12650 struct drm_mode_fb_cmd2 *mode_cmd)
12651 {
12652 struct drm_i915_gem_object *obj;
12653
12654 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
12655 mode_cmd->handles[0]));
12656 if (&obj->base == NULL)
12657 return ERR_PTR(-ENOENT);
12658
12659 return intel_framebuffer_create(dev, mode_cmd, obj);
12660 }
12661
12662 #ifndef CONFIG_DRM_I915_FBDEV
12663 static inline void intel_fbdev_output_poll_changed(struct drm_device *dev)
12664 {
12665 }
12666 #endif
12667
12668 static const struct drm_mode_config_funcs intel_mode_funcs = {
12669 .fb_create = intel_user_framebuffer_create,
12670 .output_poll_changed = intel_fbdev_output_poll_changed,
12671 };
12672
12673 /* Set up chip specific display functions */
12674 static void intel_init_display(struct drm_device *dev)
12675 {
12676 struct drm_i915_private *dev_priv = dev->dev_private;
12677
12678 if (HAS_PCH_SPLIT(dev) || IS_G4X(dev))
12679 dev_priv->display.find_dpll = g4x_find_best_dpll;
12680 else if (IS_CHERRYVIEW(dev))
12681 dev_priv->display.find_dpll = chv_find_best_dpll;
12682 else if (IS_VALLEYVIEW(dev))
12683 dev_priv->display.find_dpll = vlv_find_best_dpll;
12684 else if (IS_PINEVIEW(dev))
12685 dev_priv->display.find_dpll = pnv_find_best_dpll;
12686 else
12687 dev_priv->display.find_dpll = i9xx_find_best_dpll;
12688
12689 if (HAS_DDI(dev)) {
12690 dev_priv->display.get_pipe_config = haswell_get_pipe_config;
12691 dev_priv->display.get_plane_config = ironlake_get_plane_config;
12692 dev_priv->display.crtc_compute_clock =
12693 haswell_crtc_compute_clock;
12694 dev_priv->display.crtc_enable = haswell_crtc_enable;
12695 dev_priv->display.crtc_disable = haswell_crtc_disable;
12696 dev_priv->display.off = ironlake_crtc_off;
12697 if (INTEL_INFO(dev)->gen >= 9)
12698 dev_priv->display.update_primary_plane =
12699 skylake_update_primary_plane;
12700 else
12701 dev_priv->display.update_primary_plane =
12702 ironlake_update_primary_plane;
12703 } else if (HAS_PCH_SPLIT(dev)) {
12704 dev_priv->display.get_pipe_config = ironlake_get_pipe_config;
12705 dev_priv->display.get_plane_config = ironlake_get_plane_config;
12706 dev_priv->display.crtc_compute_clock =
12707 ironlake_crtc_compute_clock;
12708 dev_priv->display.crtc_enable = ironlake_crtc_enable;
12709 dev_priv->display.crtc_disable = ironlake_crtc_disable;
12710 dev_priv->display.off = ironlake_crtc_off;
12711 dev_priv->display.update_primary_plane =
12712 ironlake_update_primary_plane;
12713 } else if (IS_VALLEYVIEW(dev)) {
12714 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
12715 dev_priv->display.get_plane_config = i9xx_get_plane_config;
12716 dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock;
12717 dev_priv->display.crtc_enable = valleyview_crtc_enable;
12718 dev_priv->display.crtc_disable = i9xx_crtc_disable;
12719 dev_priv->display.off = i9xx_crtc_off;
12720 dev_priv->display.update_primary_plane =
12721 i9xx_update_primary_plane;
12722 } else {
12723 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
12724 dev_priv->display.get_plane_config = i9xx_get_plane_config;
12725 dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock;
12726 dev_priv->display.crtc_enable = i9xx_crtc_enable;
12727 dev_priv->display.crtc_disable = i9xx_crtc_disable;
12728 dev_priv->display.off = i9xx_crtc_off;
12729 dev_priv->display.update_primary_plane =
12730 i9xx_update_primary_plane;
12731 }
12732
12733 /* Returns the core display clock speed */
12734 if (IS_VALLEYVIEW(dev))
12735 dev_priv->display.get_display_clock_speed =
12736 valleyview_get_display_clock_speed;
12737 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
12738 dev_priv->display.get_display_clock_speed =
12739 i945_get_display_clock_speed;
12740 else if (IS_I915G(dev))
12741 dev_priv->display.get_display_clock_speed =
12742 i915_get_display_clock_speed;
12743 else if (IS_I945GM(dev) || IS_845G(dev))
12744 dev_priv->display.get_display_clock_speed =
12745 i9xx_misc_get_display_clock_speed;
12746 else if (IS_PINEVIEW(dev))
12747 dev_priv->display.get_display_clock_speed =
12748 pnv_get_display_clock_speed;
12749 else if (IS_I915GM(dev))
12750 dev_priv->display.get_display_clock_speed =
12751 i915gm_get_display_clock_speed;
12752 else if (IS_I865G(dev))
12753 dev_priv->display.get_display_clock_speed =
12754 i865_get_display_clock_speed;
12755 else if (IS_I85X(dev))
12756 dev_priv->display.get_display_clock_speed =
12757 i855_get_display_clock_speed;
12758 else /* 852, 830 */
12759 dev_priv->display.get_display_clock_speed =
12760 i830_get_display_clock_speed;
12761
12762 if (IS_GEN5(dev)) {
12763 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
12764 } else if (IS_GEN6(dev)) {
12765 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
12766 } else if (IS_IVYBRIDGE(dev)) {
12767 /* FIXME: detect B0+ stepping and use auto training */
12768 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
12769 dev_priv->display.modeset_global_resources =
12770 ivb_modeset_global_resources;
12771 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
12772 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
12773 } else if (IS_VALLEYVIEW(dev)) {
12774 dev_priv->display.modeset_global_resources =
12775 valleyview_modeset_global_resources;
12776 }
12777
12778 /* Default just returns -ENODEV to indicate unsupported */
12779 dev_priv->display.queue_flip = intel_default_queue_flip;
12780
12781 switch (INTEL_INFO(dev)->gen) {
12782 case 2:
12783 dev_priv->display.queue_flip = intel_gen2_queue_flip;
12784 break;
12785
12786 case 3:
12787 dev_priv->display.queue_flip = intel_gen3_queue_flip;
12788 break;
12789
12790 case 4:
12791 case 5:
12792 dev_priv->display.queue_flip = intel_gen4_queue_flip;
12793 break;
12794
12795 case 6:
12796 dev_priv->display.queue_flip = intel_gen6_queue_flip;
12797 break;
12798 case 7:
12799 case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */
12800 dev_priv->display.queue_flip = intel_gen7_queue_flip;
12801 break;
12802 case 9:
12803 dev_priv->display.queue_flip = intel_gen9_queue_flip;
12804 break;
12805 }
12806
12807 intel_panel_init_backlight_funcs(dev);
12808
12809 mutex_init(&dev_priv->pps_mutex);
12810 }
12811
12812 /*
12813 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
12814 * resume, or other times. This quirk makes sure that's the case for
12815 * affected systems.
12816 */
12817 static void quirk_pipea_force(struct drm_device *dev)
12818 {
12819 struct drm_i915_private *dev_priv = dev->dev_private;
12820
12821 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
12822 DRM_INFO("applying pipe a force quirk\n");
12823 }
12824
12825 static void quirk_pipeb_force(struct drm_device *dev)
12826 {
12827 struct drm_i915_private *dev_priv = dev->dev_private;
12828
12829 dev_priv->quirks |= QUIRK_PIPEB_FORCE;
12830 DRM_INFO("applying pipe b force quirk\n");
12831 }
12832
12833 /*
12834 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
12835 */
12836 static void quirk_ssc_force_disable(struct drm_device *dev)
12837 {
12838 struct drm_i915_private *dev_priv = dev->dev_private;
12839 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
12840 DRM_INFO("applying lvds SSC disable quirk\n");
12841 }
12842
12843 /*
12844 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
12845 * brightness value
12846 */
12847 static void quirk_invert_brightness(struct drm_device *dev)
12848 {
12849 struct drm_i915_private *dev_priv = dev->dev_private;
12850 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
12851 DRM_INFO("applying inverted panel brightness quirk\n");
12852 }
12853
12854 /* Some VBT's incorrectly indicate no backlight is present */
12855 static void quirk_backlight_present(struct drm_device *dev)
12856 {
12857 struct drm_i915_private *dev_priv = dev->dev_private;
12858 dev_priv->quirks |= QUIRK_BACKLIGHT_PRESENT;
12859 DRM_INFO("applying backlight present quirk\n");
12860 }
12861
12862 struct intel_quirk {
12863 int device;
12864 int subsystem_vendor;
12865 int subsystem_device;
12866 void (*hook)(struct drm_device *dev);
12867 };
12868
12869 /* For systems that don't have a meaningful PCI subdevice/subvendor ID */
12870 struct intel_dmi_quirk {
12871 void (*hook)(struct drm_device *dev);
12872 const struct dmi_system_id (*dmi_id_list)[];
12873 };
12874
12875 static int intel_dmi_reverse_brightness(const struct dmi_system_id *id)
12876 {
12877 DRM_INFO("Backlight polarity reversed on %s\n", id->ident);
12878 return 1;
12879 }
12880
12881 static const struct intel_dmi_quirk intel_dmi_quirks[] = {
12882 {
12883 .dmi_id_list = &(const struct dmi_system_id[]) {
12884 {
12885 .callback = intel_dmi_reverse_brightness,
12886 .ident = "NCR Corporation",
12887 .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"),
12888 DMI_MATCH(DMI_PRODUCT_NAME, ""),
12889 },
12890 },
12891 { } /* terminating entry */
12892 },
12893 .hook = quirk_invert_brightness,
12894 },
12895 };
12896
12897 static struct intel_quirk intel_quirks[] = {
12898 /* HP Mini needs pipe A force quirk (LP: #322104) */
12899 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
12900
12901 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
12902 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
12903
12904 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
12905 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
12906
12907 /* 830 needs to leave pipe A & dpll A up */
12908 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
12909
12910 /* 830 needs to leave pipe B & dpll B up */
12911 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipeb_force },
12912
12913 /* Lenovo U160 cannot use SSC on LVDS */
12914 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
12915
12916 /* Sony Vaio Y cannot use SSC on LVDS */
12917 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
12918
12919 /* Acer Aspire 5734Z must invert backlight brightness */
12920 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
12921
12922 /* Acer/eMachines G725 */
12923 { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness },
12924
12925 /* Acer/eMachines e725 */
12926 { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness },
12927
12928 /* Acer/Packard Bell NCL20 */
12929 { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness },
12930
12931 /* Acer Aspire 4736Z */
12932 { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness },
12933
12934 /* Acer Aspire 5336 */
12935 { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness },
12936
12937 /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */
12938 { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present },
12939
12940 /* Acer C720 Chromebook (Core i3 4005U) */
12941 { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present },
12942
12943 /* Apple Macbook 2,1 (Core 2 T7400) */
12944 { 0x27a2, 0x8086, 0x7270, quirk_backlight_present },
12945
12946 /* Toshiba CB35 Chromebook (Celeron 2955U) */
12947 { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present },
12948
12949 /* HP Chromebook 14 (Celeron 2955U) */
12950 { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present },
12951 };
12952
12953 static void intel_init_quirks(struct drm_device *dev)
12954 {
12955 struct pci_dev *d = dev->pdev;
12956 int i;
12957
12958 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
12959 struct intel_quirk *q = &intel_quirks[i];
12960
12961 if (d->device == q->device &&
12962 (d->subsystem_vendor == q->subsystem_vendor ||
12963 q->subsystem_vendor == PCI_ANY_ID) &&
12964 (d->subsystem_device == q->subsystem_device ||
12965 q->subsystem_device == PCI_ANY_ID))
12966 q->hook(dev);
12967 }
12968 for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) {
12969 if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0)
12970 intel_dmi_quirks[i].hook(dev);
12971 }
12972 }
12973
12974 /* Disable the VGA plane that we never use */
12975 static void i915_disable_vga(struct drm_device *dev)
12976 {
12977 struct drm_i915_private *dev_priv = dev->dev_private;
12978 u8 sr1;
12979 u32 vga_reg = i915_vgacntrl_reg(dev);
12980
12981 /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */
12982 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
12983 outb(SR01, VGA_SR_INDEX);
12984 sr1 = inb(VGA_SR_DATA);
12985 outb(sr1 | 1<<5, VGA_SR_DATA);
12986 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
12987 udelay(300);
12988
12989 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
12990 POSTING_READ(vga_reg);
12991 }
12992
12993 void intel_modeset_init_hw(struct drm_device *dev)
12994 {
12995 intel_prepare_ddi(dev);
12996
12997 if (IS_VALLEYVIEW(dev))
12998 vlv_update_cdclk(dev);
12999
13000 intel_init_clock_gating(dev);
13001
13002 intel_enable_gt_powersave(dev);
13003 }
13004
13005 void intel_modeset_init(struct drm_device *dev)
13006 {
13007 struct drm_i915_private *dev_priv = dev->dev_private;
13008 int sprite, ret;
13009 enum pipe pipe;
13010 struct intel_crtc *crtc;
13011
13012 drm_mode_config_init(dev);
13013
13014 dev->mode_config.min_width = 0;
13015 dev->mode_config.min_height = 0;
13016
13017 dev->mode_config.preferred_depth = 24;
13018 dev->mode_config.prefer_shadow = 1;
13019
13020 dev->mode_config.funcs = &intel_mode_funcs;
13021
13022 intel_init_quirks(dev);
13023
13024 intel_init_pm(dev);
13025
13026 if (INTEL_INFO(dev)->num_pipes == 0)
13027 return;
13028
13029 intel_init_display(dev);
13030 intel_init_audio(dev);
13031
13032 if (IS_GEN2(dev)) {
13033 dev->mode_config.max_width = 2048;
13034 dev->mode_config.max_height = 2048;
13035 } else if (IS_GEN3(dev)) {
13036 dev->mode_config.max_width = 4096;
13037 dev->mode_config.max_height = 4096;
13038 } else {
13039 dev->mode_config.max_width = 8192;
13040 dev->mode_config.max_height = 8192;
13041 }
13042
13043 if (IS_845G(dev) || IS_I865G(dev)) {
13044 dev->mode_config.cursor_width = IS_845G(dev) ? 64 : 512;
13045 dev->mode_config.cursor_height = 1023;
13046 } else if (IS_GEN2(dev)) {
13047 dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH;
13048 dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT;
13049 } else {
13050 dev->mode_config.cursor_width = MAX_CURSOR_WIDTH;
13051 dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT;
13052 }
13053
13054 dev->mode_config.fb_base = dev_priv->gtt.mappable_base;
13055
13056 DRM_DEBUG_KMS("%d display pipe%s available.\n",
13057 INTEL_INFO(dev)->num_pipes,
13058 INTEL_INFO(dev)->num_pipes > 1 ? "s" : "");
13059
13060 for_each_pipe(dev_priv, pipe) {
13061 intel_crtc_init(dev, pipe);
13062 for_each_sprite(pipe, sprite) {
13063 ret = intel_plane_init(dev, pipe, sprite);
13064 if (ret)
13065 DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n",
13066 pipe_name(pipe), sprite_name(pipe, sprite), ret);
13067 }
13068 }
13069
13070 intel_init_dpio(dev);
13071
13072 intel_shared_dpll_init(dev);
13073
13074 /* Just disable it once at startup */
13075 i915_disable_vga(dev);
13076 intel_setup_outputs(dev);
13077
13078 /* Just in case the BIOS is doing something questionable. */
13079 intel_fbc_disable(dev);
13080
13081 drm_modeset_lock_all(dev);
13082 intel_modeset_setup_hw_state(dev, false);
13083 drm_modeset_unlock_all(dev);
13084
13085 for_each_intel_crtc(dev, crtc) {
13086 if (!crtc->active)
13087 continue;
13088
13089 /*
13090 * Note that reserving the BIOS fb up front prevents us
13091 * from stuffing other stolen allocations like the ring
13092 * on top. This prevents some ugliness at boot time, and
13093 * can even allow for smooth boot transitions if the BIOS
13094 * fb is large enough for the active pipe configuration.
13095 */
13096 if (dev_priv->display.get_plane_config) {
13097 dev_priv->display.get_plane_config(crtc,
13098 &crtc->plane_config);
13099 /*
13100 * If the fb is shared between multiple heads, we'll
13101 * just get the first one.
13102 */
13103 intel_find_plane_obj(crtc, &crtc->plane_config);
13104 }
13105 }
13106 }
13107
13108 static void intel_enable_pipe_a(struct drm_device *dev)
13109 {
13110 struct intel_connector *connector;
13111 struct drm_connector *crt = NULL;
13112 struct intel_load_detect_pipe load_detect_temp;
13113 struct drm_modeset_acquire_ctx *ctx = dev->mode_config.acquire_ctx;
13114
13115 /* We can't just switch on the pipe A, we need to set things up with a
13116 * proper mode and output configuration. As a gross hack, enable pipe A
13117 * by enabling the load detect pipe once. */
13118 list_for_each_entry(connector,
13119 &dev->mode_config.connector_list,
13120 base.head) {
13121 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
13122 crt = &connector->base;
13123 break;
13124 }
13125 }
13126
13127 if (!crt)
13128 return;
13129
13130 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp, ctx))
13131 intel_release_load_detect_pipe(crt, &load_detect_temp);
13132 }
13133
13134 static bool
13135 intel_check_plane_mapping(struct intel_crtc *crtc)
13136 {
13137 struct drm_device *dev = crtc->base.dev;
13138 struct drm_i915_private *dev_priv = dev->dev_private;
13139 u32 reg, val;
13140
13141 if (INTEL_INFO(dev)->num_pipes == 1)
13142 return true;
13143
13144 reg = DSPCNTR(!crtc->plane);
13145 val = I915_READ(reg);
13146
13147 if ((val & DISPLAY_PLANE_ENABLE) &&
13148 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
13149 return false;
13150
13151 return true;
13152 }
13153
13154 static void intel_sanitize_crtc(struct intel_crtc *crtc)
13155 {
13156 struct drm_device *dev = crtc->base.dev;
13157 struct drm_i915_private *dev_priv = dev->dev_private;
13158 u32 reg;
13159
13160 /* Clear any frame start delays used for debugging left by the BIOS */
13161 reg = PIPECONF(crtc->config->cpu_transcoder);
13162 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
13163
13164 /* restore vblank interrupts to correct state */
13165 if (crtc->active) {
13166 update_scanline_offset(crtc);
13167 drm_vblank_on(dev, crtc->pipe);
13168 } else
13169 drm_vblank_off(dev, crtc->pipe);
13170
13171 /* We need to sanitize the plane -> pipe mapping first because this will
13172 * disable the crtc (and hence change the state) if it is wrong. Note
13173 * that gen4+ has a fixed plane -> pipe mapping. */
13174 if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) {
13175 struct intel_connector *connector;
13176 bool plane;
13177
13178 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
13179 crtc->base.base.id);
13180
13181 /* Pipe has the wrong plane attached and the plane is active.
13182 * Temporarily change the plane mapping and disable everything
13183 * ... */
13184 plane = crtc->plane;
13185 crtc->plane = !plane;
13186 crtc->primary_enabled = true;
13187 dev_priv->display.crtc_disable(&crtc->base);
13188 crtc->plane = plane;
13189
13190 /* ... and break all links. */
13191 list_for_each_entry(connector, &dev->mode_config.connector_list,
13192 base.head) {
13193 if (connector->encoder->base.crtc != &crtc->base)
13194 continue;
13195
13196 connector->base.dpms = DRM_MODE_DPMS_OFF;
13197 connector->base.encoder = NULL;
13198 }
13199 /* multiple connectors may have the same encoder:
13200 * handle them and break crtc link separately */
13201 list_for_each_entry(connector, &dev->mode_config.connector_list,
13202 base.head)
13203 if (connector->encoder->base.crtc == &crtc->base) {
13204 connector->encoder->base.crtc = NULL;
13205 connector->encoder->connectors_active = false;
13206 }
13207
13208 WARN_ON(crtc->active);
13209 crtc->base.enabled = false;
13210 }
13211
13212 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
13213 crtc->pipe == PIPE_A && !crtc->active) {
13214 /* BIOS forgot to enable pipe A, this mostly happens after
13215 * resume. Force-enable the pipe to fix this, the update_dpms
13216 * call below we restore the pipe to the right state, but leave
13217 * the required bits on. */
13218 intel_enable_pipe_a(dev);
13219 }
13220
13221 /* Adjust the state of the output pipe according to whether we
13222 * have active connectors/encoders. */
13223 intel_crtc_update_dpms(&crtc->base);
13224
13225 if (crtc->active != crtc->base.enabled) {
13226 struct intel_encoder *encoder;
13227
13228 /* This can happen either due to bugs in the get_hw_state
13229 * functions or because the pipe is force-enabled due to the
13230 * pipe A quirk. */
13231 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
13232 crtc->base.base.id,
13233 crtc->base.enabled ? "enabled" : "disabled",
13234 crtc->active ? "enabled" : "disabled");
13235
13236 crtc->base.enabled = crtc->active;
13237
13238 /* Because we only establish the connector -> encoder ->
13239 * crtc links if something is active, this means the
13240 * crtc is now deactivated. Break the links. connector
13241 * -> encoder links are only establish when things are
13242 * actually up, hence no need to break them. */
13243 WARN_ON(crtc->active);
13244
13245 for_each_encoder_on_crtc(dev, &crtc->base, encoder) {
13246 WARN_ON(encoder->connectors_active);
13247 encoder->base.crtc = NULL;
13248 }
13249 }
13250
13251 if (crtc->active || HAS_GMCH_DISPLAY(dev)) {
13252 /*
13253 * We start out with underrun reporting disabled to avoid races.
13254 * For correct bookkeeping mark this on active crtcs.
13255 *
13256 * Also on gmch platforms we dont have any hardware bits to
13257 * disable the underrun reporting. Which means we need to start
13258 * out with underrun reporting disabled also on inactive pipes,
13259 * since otherwise we'll complain about the garbage we read when
13260 * e.g. coming up after runtime pm.
13261 *
13262 * No protection against concurrent access is required - at
13263 * worst a fifo underrun happens which also sets this to false.
13264 */
13265 crtc->cpu_fifo_underrun_disabled = true;
13266 crtc->pch_fifo_underrun_disabled = true;
13267 }
13268 }
13269
13270 static void intel_sanitize_encoder(struct intel_encoder *encoder)
13271 {
13272 struct intel_connector *connector;
13273 struct drm_device *dev = encoder->base.dev;
13274
13275 /* We need to check both for a crtc link (meaning that the
13276 * encoder is active and trying to read from a pipe) and the
13277 * pipe itself being active. */
13278 bool has_active_crtc = encoder->base.crtc &&
13279 to_intel_crtc(encoder->base.crtc)->active;
13280
13281 if (encoder->connectors_active && !has_active_crtc) {
13282 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
13283 encoder->base.base.id,
13284 encoder->base.name);
13285
13286 /* Connector is active, but has no active pipe. This is
13287 * fallout from our resume register restoring. Disable
13288 * the encoder manually again. */
13289 if (encoder->base.crtc) {
13290 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
13291 encoder->base.base.id,
13292 encoder->base.name);
13293 encoder->disable(encoder);
13294 if (encoder->post_disable)
13295 encoder->post_disable(encoder);
13296 }
13297 encoder->base.crtc = NULL;
13298 encoder->connectors_active = false;
13299
13300 /* Inconsistent output/port/pipe state happens presumably due to
13301 * a bug in one of the get_hw_state functions. Or someplace else
13302 * in our code, like the register restore mess on resume. Clamp
13303 * things to off as a safer default. */
13304 list_for_each_entry(connector,
13305 &dev->mode_config.connector_list,
13306 base.head) {
13307 if (connector->encoder != encoder)
13308 continue;
13309 connector->base.dpms = DRM_MODE_DPMS_OFF;
13310 connector->base.encoder = NULL;
13311 }
13312 }
13313 /* Enabled encoders without active connectors will be fixed in
13314 * the crtc fixup. */
13315 }
13316
13317 void i915_redisable_vga_power_on(struct drm_device *dev)
13318 {
13319 struct drm_i915_private *dev_priv = dev->dev_private;
13320 u32 vga_reg = i915_vgacntrl_reg(dev);
13321
13322 if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) {
13323 DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
13324 i915_disable_vga(dev);
13325 }
13326 }
13327
13328 void i915_redisable_vga(struct drm_device *dev)
13329 {
13330 struct drm_i915_private *dev_priv = dev->dev_private;
13331
13332 /* This function can be called both from intel_modeset_setup_hw_state or
13333 * at a very early point in our resume sequence, where the power well
13334 * structures are not yet restored. Since this function is at a very
13335 * paranoid "someone might have enabled VGA while we were not looking"
13336 * level, just check if the power well is enabled instead of trying to
13337 * follow the "don't touch the power well if we don't need it" policy
13338 * the rest of the driver uses. */
13339 if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_VGA))
13340 return;
13341
13342 i915_redisable_vga_power_on(dev);
13343 }
13344
13345 static bool primary_get_hw_state(struct intel_crtc *crtc)
13346 {
13347 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
13348
13349 if (!crtc->active)
13350 return false;
13351
13352 return I915_READ(DSPCNTR(crtc->plane)) & DISPLAY_PLANE_ENABLE;
13353 }
13354
13355 static void intel_modeset_readout_hw_state(struct drm_device *dev)
13356 {
13357 struct drm_i915_private *dev_priv = dev->dev_private;
13358 enum pipe pipe;
13359 struct intel_crtc *crtc;
13360 struct intel_encoder *encoder;
13361 struct intel_connector *connector;
13362 int i;
13363
13364 for_each_intel_crtc(dev, crtc) {
13365 memset(crtc->config, 0, sizeof(*crtc->config));
13366
13367 crtc->config->quirks |= PIPE_CONFIG_QUIRK_INHERITED_MODE;
13368
13369 crtc->active = dev_priv->display.get_pipe_config(crtc,
13370 crtc->config);
13371
13372 crtc->base.enabled = crtc->active;
13373 crtc->primary_enabled = primary_get_hw_state(crtc);
13374
13375 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
13376 crtc->base.base.id,
13377 crtc->active ? "enabled" : "disabled");
13378 }
13379
13380 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
13381 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
13382
13383 pll->on = pll->get_hw_state(dev_priv, pll,
13384 &pll->config.hw_state);
13385 pll->active = 0;
13386 pll->config.crtc_mask = 0;
13387 for_each_intel_crtc(dev, crtc) {
13388 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) {
13389 pll->active++;
13390 pll->config.crtc_mask |= 1 << crtc->pipe;
13391 }
13392 }
13393
13394 DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n",
13395 pll->name, pll->config.crtc_mask, pll->on);
13396
13397 if (pll->config.crtc_mask)
13398 intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
13399 }
13400
13401 for_each_intel_encoder(dev, encoder) {
13402 pipe = 0;
13403
13404 if (encoder->get_hw_state(encoder, &pipe)) {
13405 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
13406 encoder->base.crtc = &crtc->base;
13407 encoder->get_config(encoder, crtc->config);
13408 } else {
13409 encoder->base.crtc = NULL;
13410 }
13411
13412 encoder->connectors_active = false;
13413 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n",
13414 encoder->base.base.id,
13415 encoder->base.name,
13416 encoder->base.crtc ? "enabled" : "disabled",
13417 pipe_name(pipe));
13418 }
13419
13420 list_for_each_entry(connector, &dev->mode_config.connector_list,
13421 base.head) {
13422 if (connector->get_hw_state(connector)) {
13423 connector->base.dpms = DRM_MODE_DPMS_ON;
13424 connector->encoder->connectors_active = true;
13425 connector->base.encoder = &connector->encoder->base;
13426 } else {
13427 connector->base.dpms = DRM_MODE_DPMS_OFF;
13428 connector->base.encoder = NULL;
13429 }
13430 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
13431 connector->base.base.id,
13432 connector->base.name,
13433 connector->base.encoder ? "enabled" : "disabled");
13434 }
13435 }
13436
13437 /* Scan out the current hw modeset state, sanitizes it and maps it into the drm
13438 * and i915 state tracking structures. */
13439 void intel_modeset_setup_hw_state(struct drm_device *dev,
13440 bool force_restore)
13441 {
13442 struct drm_i915_private *dev_priv = dev->dev_private;
13443 enum pipe pipe;
13444 struct intel_crtc *crtc;
13445 struct intel_encoder *encoder;
13446 int i;
13447
13448 intel_modeset_readout_hw_state(dev);
13449
13450 /*
13451 * Now that we have the config, copy it to each CRTC struct
13452 * Note that this could go away if we move to using crtc_config
13453 * checking everywhere.
13454 */
13455 for_each_intel_crtc(dev, crtc) {
13456 if (crtc->active && i915.fastboot) {
13457 intel_mode_from_pipe_config(&crtc->base.mode,
13458 crtc->config);
13459 DRM_DEBUG_KMS("[CRTC:%d] found active mode: ",
13460 crtc->base.base.id);
13461 drm_mode_debug_printmodeline(&crtc->base.mode);
13462 }
13463 }
13464
13465 /* HW state is read out, now we need to sanitize this mess. */
13466 for_each_intel_encoder(dev, encoder) {
13467 intel_sanitize_encoder(encoder);
13468 }
13469
13470 for_each_pipe(dev_priv, pipe) {
13471 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
13472 intel_sanitize_crtc(crtc);
13473 intel_dump_pipe_config(crtc, crtc->config,
13474 "[setup_hw_state]");
13475 }
13476
13477 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
13478 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
13479
13480 if (!pll->on || pll->active)
13481 continue;
13482
13483 DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name);
13484
13485 pll->disable(dev_priv, pll);
13486 pll->on = false;
13487 }
13488
13489 if (IS_GEN9(dev))
13490 skl_wm_get_hw_state(dev);
13491 else if (HAS_PCH_SPLIT(dev))
13492 ilk_wm_get_hw_state(dev);
13493
13494 if (force_restore) {
13495 i915_redisable_vga(dev);
13496
13497 /*
13498 * We need to use raw interfaces for restoring state to avoid
13499 * checking (bogus) intermediate states.
13500 */
13501 for_each_pipe(dev_priv, pipe) {
13502 struct drm_crtc *crtc =
13503 dev_priv->pipe_to_crtc_mapping[pipe];
13504
13505 intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y,
13506 crtc->primary->fb);
13507 }
13508 } else {
13509 intel_modeset_update_staged_output_state(dev);
13510 }
13511
13512 intel_modeset_check_state(dev);
13513 }
13514
13515 void intel_modeset_gem_init(struct drm_device *dev)
13516 {
13517 struct drm_i915_private *dev_priv = dev->dev_private;
13518 struct drm_crtc *c;
13519 struct drm_i915_gem_object *obj;
13520
13521 mutex_lock(&dev->struct_mutex);
13522 intel_init_gt_powersave(dev);
13523 mutex_unlock(&dev->struct_mutex);
13524
13525 /*
13526 * There may be no VBT; and if the BIOS enabled SSC we can
13527 * just keep using it to avoid unnecessary flicker. Whereas if the
13528 * BIOS isn't using it, don't assume it will work even if the VBT
13529 * indicates as much.
13530 */
13531 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
13532 dev_priv->vbt.lvds_use_ssc = !!(I915_READ(PCH_DREF_CONTROL) &
13533 DREF_SSC1_ENABLE);
13534
13535 intel_modeset_init_hw(dev);
13536
13537 intel_setup_overlay(dev);
13538
13539 /*
13540 * Make sure any fbs we allocated at startup are properly
13541 * pinned & fenced. When we do the allocation it's too early
13542 * for this.
13543 */
13544 mutex_lock(&dev->struct_mutex);
13545 for_each_crtc(dev, c) {
13546 obj = intel_fb_obj(c->primary->fb);
13547 if (obj == NULL)
13548 continue;
13549
13550 if (intel_pin_and_fence_fb_obj(c->primary,
13551 c->primary->fb,
13552 NULL)) {
13553 DRM_ERROR("failed to pin boot fb on pipe %d\n",
13554 to_intel_crtc(c)->pipe);
13555 drm_framebuffer_unreference(c->primary->fb);
13556 c->primary->fb = NULL;
13557 }
13558 }
13559 mutex_unlock(&dev->struct_mutex);
13560
13561 intel_backlight_register(dev);
13562 }
13563
13564 void intel_connector_unregister(struct intel_connector *intel_connector)
13565 {
13566 struct drm_connector *connector = &intel_connector->base;
13567
13568 intel_panel_destroy_backlight(connector);
13569 drm_connector_unregister(connector);
13570 }
13571
13572 void intel_modeset_cleanup(struct drm_device *dev)
13573 {
13574 struct drm_i915_private *dev_priv = dev->dev_private;
13575 struct drm_connector *connector;
13576
13577 intel_disable_gt_powersave(dev);
13578
13579 intel_backlight_unregister(dev);
13580
13581 /*
13582 * Interrupts and polling as the first thing to avoid creating havoc.
13583 * Too much stuff here (turning of connectors, ...) would
13584 * experience fancy races otherwise.
13585 */
13586 intel_irq_uninstall(dev_priv);
13587
13588 /*
13589 * Due to the hpd irq storm handling the hotplug work can re-arm the
13590 * poll handlers. Hence disable polling after hpd handling is shut down.
13591 */
13592 drm_kms_helper_poll_fini(dev);
13593
13594 mutex_lock(&dev->struct_mutex);
13595
13596 intel_unregister_dsm_handler();
13597
13598 intel_fbc_disable(dev);
13599
13600 ironlake_teardown_rc6(dev);
13601
13602 mutex_unlock(&dev->struct_mutex);
13603
13604 /* flush any delayed tasks or pending work */
13605 flush_scheduled_work();
13606
13607 /* destroy the backlight and sysfs files before encoders/connectors */
13608 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
13609 struct intel_connector *intel_connector;
13610
13611 intel_connector = to_intel_connector(connector);
13612 intel_connector->unregister(intel_connector);
13613 }
13614
13615 drm_mode_config_cleanup(dev);
13616
13617 intel_cleanup_overlay(dev);
13618
13619 mutex_lock(&dev->struct_mutex);
13620 intel_cleanup_gt_powersave(dev);
13621 mutex_unlock(&dev->struct_mutex);
13622 }
13623
13624 /*
13625 * Return which encoder is currently attached for connector.
13626 */
13627 struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
13628 {
13629 return &intel_attached_encoder(connector)->base;
13630 }
13631
13632 void intel_connector_attach_encoder(struct intel_connector *connector,
13633 struct intel_encoder *encoder)
13634 {
13635 connector->encoder = encoder;
13636 drm_mode_connector_attach_encoder(&connector->base,
13637 &encoder->base);
13638 }
13639
13640 /*
13641 * set vga decode state - true == enable VGA decode
13642 */
13643 int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
13644 {
13645 struct drm_i915_private *dev_priv = dev->dev_private;
13646 unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL;
13647 u16 gmch_ctrl;
13648
13649 if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) {
13650 DRM_ERROR("failed to read control word\n");
13651 return -EIO;
13652 }
13653
13654 if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state)
13655 return 0;
13656
13657 if (state)
13658 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
13659 else
13660 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
13661
13662 if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) {
13663 DRM_ERROR("failed to write control word\n");
13664 return -EIO;
13665 }
13666
13667 return 0;
13668 }
13669
13670 struct intel_display_error_state {
13671
13672 u32 power_well_driver;
13673
13674 int num_transcoders;
13675
13676 struct intel_cursor_error_state {
13677 u32 control;
13678 u32 position;
13679 u32 base;
13680 u32 size;
13681 } cursor[I915_MAX_PIPES];
13682
13683 struct intel_pipe_error_state {
13684 bool power_domain_on;
13685 u32 source;
13686 u32 stat;
13687 } pipe[I915_MAX_PIPES];
13688
13689 struct intel_plane_error_state {
13690 u32 control;
13691 u32 stride;
13692 u32 size;
13693 u32 pos;
13694 u32 addr;
13695 u32 surface;
13696 u32 tile_offset;
13697 } plane[I915_MAX_PIPES];
13698
13699 struct intel_transcoder_error_state {
13700 bool power_domain_on;
13701 enum transcoder cpu_transcoder;
13702
13703 u32 conf;
13704
13705 u32 htotal;
13706 u32 hblank;
13707 u32 hsync;
13708 u32 vtotal;
13709 u32 vblank;
13710 u32 vsync;
13711 } transcoder[4];
13712 };
13713
13714 struct intel_display_error_state *
13715 intel_display_capture_error_state(struct drm_device *dev)
13716 {
13717 struct drm_i915_private *dev_priv = dev->dev_private;
13718 struct intel_display_error_state *error;
13719 int transcoders[] = {
13720 TRANSCODER_A,
13721 TRANSCODER_B,
13722 TRANSCODER_C,
13723 TRANSCODER_EDP,
13724 };
13725 int i;
13726
13727 if (INTEL_INFO(dev)->num_pipes == 0)
13728 return NULL;
13729
13730 error = kzalloc(sizeof(*error), GFP_ATOMIC);
13731 if (error == NULL)
13732 return NULL;
13733
13734 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
13735 error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER);
13736
13737 for_each_pipe(dev_priv, i) {
13738 error->pipe[i].power_domain_on =
13739 __intel_display_power_is_enabled(dev_priv,
13740 POWER_DOMAIN_PIPE(i));
13741 if (!error->pipe[i].power_domain_on)
13742 continue;
13743
13744 error->cursor[i].control = I915_READ(CURCNTR(i));
13745 error->cursor[i].position = I915_READ(CURPOS(i));
13746 error->cursor[i].base = I915_READ(CURBASE(i));
13747
13748 error->plane[i].control = I915_READ(DSPCNTR(i));
13749 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
13750 if (INTEL_INFO(dev)->gen <= 3) {
13751 error->plane[i].size = I915_READ(DSPSIZE(i));
13752 error->plane[i].pos = I915_READ(DSPPOS(i));
13753 }
13754 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
13755 error->plane[i].addr = I915_READ(DSPADDR(i));
13756 if (INTEL_INFO(dev)->gen >= 4) {
13757 error->plane[i].surface = I915_READ(DSPSURF(i));
13758 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
13759 }
13760
13761 error->pipe[i].source = I915_READ(PIPESRC(i));
13762
13763 if (HAS_GMCH_DISPLAY(dev))
13764 error->pipe[i].stat = I915_READ(PIPESTAT(i));
13765 }
13766
13767 error->num_transcoders = INTEL_INFO(dev)->num_pipes;
13768 if (HAS_DDI(dev_priv->dev))
13769 error->num_transcoders++; /* Account for eDP. */
13770
13771 for (i = 0; i < error->num_transcoders; i++) {
13772 enum transcoder cpu_transcoder = transcoders[i];
13773
13774 error->transcoder[i].power_domain_on =
13775 __intel_display_power_is_enabled(dev_priv,
13776 POWER_DOMAIN_TRANSCODER(cpu_transcoder));
13777 if (!error->transcoder[i].power_domain_on)
13778 continue;
13779
13780 error->transcoder[i].cpu_transcoder = cpu_transcoder;
13781
13782 error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder));
13783 error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder));
13784 error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder));
13785 error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder));
13786 error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder));
13787 error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder));
13788 error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder));
13789 }
13790
13791 return error;
13792 }
13793
13794 #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
13795
13796 void
13797 intel_display_print_error_state(struct drm_i915_error_state_buf *m,
13798 struct drm_device *dev,
13799 struct intel_display_error_state *error)
13800 {
13801 struct drm_i915_private *dev_priv = dev->dev_private;
13802 int i;
13803
13804 if (!error)
13805 return;
13806
13807 err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes);
13808 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
13809 err_printf(m, "PWR_WELL_CTL2: %08x\n",
13810 error->power_well_driver);
13811 for_each_pipe(dev_priv, i) {
13812 err_printf(m, "Pipe [%d]:\n", i);
13813 err_printf(m, " Power: %s\n",
13814 error->pipe[i].power_domain_on ? "on" : "off");
13815 err_printf(m, " SRC: %08x\n", error->pipe[i].source);
13816 err_printf(m, " STAT: %08x\n", error->pipe[i].stat);
13817
13818 err_printf(m, "Plane [%d]:\n", i);
13819 err_printf(m, " CNTR: %08x\n", error->plane[i].control);
13820 err_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
13821 if (INTEL_INFO(dev)->gen <= 3) {
13822 err_printf(m, " SIZE: %08x\n", error->plane[i].size);
13823 err_printf(m, " POS: %08x\n", error->plane[i].pos);
13824 }
13825 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
13826 err_printf(m, " ADDR: %08x\n", error->plane[i].addr);
13827 if (INTEL_INFO(dev)->gen >= 4) {
13828 err_printf(m, " SURF: %08x\n", error->plane[i].surface);
13829 err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
13830 }
13831
13832 err_printf(m, "Cursor [%d]:\n", i);
13833 err_printf(m, " CNTR: %08x\n", error->cursor[i].control);
13834 err_printf(m, " POS: %08x\n", error->cursor[i].position);
13835 err_printf(m, " BASE: %08x\n", error->cursor[i].base);
13836 }
13837
13838 for (i = 0; i < error->num_transcoders; i++) {
13839 err_printf(m, "CPU transcoder: %c\n",
13840 transcoder_name(error->transcoder[i].cpu_transcoder));
13841 err_printf(m, " Power: %s\n",
13842 error->transcoder[i].power_domain_on ? "on" : "off");
13843 err_printf(m, " CONF: %08x\n", error->transcoder[i].conf);
13844 err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal);
13845 err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank);
13846 err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync);
13847 err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal);
13848 err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank);
13849 err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync);
13850 }
13851 }
13852
13853 void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file)
13854 {
13855 struct intel_crtc *crtc;
13856
13857 for_each_intel_crtc(dev, crtc) {
13858 struct intel_unpin_work *work;
13859
13860 spin_lock_irq(&dev->event_lock);
13861
13862 work = crtc->unpin_work;
13863
13864 if (work && work->event &&
13865 work->event->base.file_priv == file) {
13866 kfree(work->event);
13867 work->event = NULL;
13868 }
13869
13870 spin_unlock_irq(&dev->event_lock);
13871 }
13872 }
Linux kernel - Deliverables
This page took 0.30724 seconds and 6 git commands to generate.