projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'for-linus' into for-next
[deliverable/linux.git] / drivers / gpu / drm / nouveau / nouveau_state.c
1 /*
2 * Copyright 2005 Stephane Marchesin
3 * Copyright 2008 Stuart Bennett
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
21 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
22 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
24 */
25
26 #include <linux/swab.h>
27 #include <linux/slab.h>
28 #include "drmP.h"
29 #include "drm.h"
30 #include "drm_sarea.h"
31 #include "drm_crtc_helper.h"
32 #include <linux/vgaarb.h>
33 #include <linux/vga_switcheroo.h>
34
35 #include "nouveau_drv.h"
36 #include "nouveau_drm.h"
37 #include "nouveau_fbcon.h"
38 #include "nouveau_ramht.h"
39 #include "nouveau_gpio.h"
40 #include "nouveau_pm.h"
41 #include "nv50_display.h"
42 #include "nouveau_fifo.h"
43 #include "nouveau_fence.h"
44 #include "nouveau_software.h"
45
46 static void nouveau_stub_takedown(struct drm_device *dev) {}
47 static int nouveau_stub_init(struct drm_device *dev) { return 0; }
48
49 static int nouveau_init_engine_ptrs(struct drm_device *dev)
50 {
51 struct drm_nouveau_private *dev_priv = dev->dev_private;
52 struct nouveau_engine *engine = &dev_priv->engine;
53
54 switch (dev_priv->chipset & 0xf0) {
55 case 0x00:
56 engine->instmem.init = nv04_instmem_init;
57 engine->instmem.takedown = nv04_instmem_takedown;
58 engine->instmem.suspend = nv04_instmem_suspend;
59 engine->instmem.resume = nv04_instmem_resume;
60 engine->instmem.get = nv04_instmem_get;
61 engine->instmem.put = nv04_instmem_put;
62 engine->instmem.map = nv04_instmem_map;
63 engine->instmem.unmap = nv04_instmem_unmap;
64 engine->instmem.flush = nv04_instmem_flush;
65 engine->mc.init = nv04_mc_init;
66 engine->mc.takedown = nv04_mc_takedown;
67 engine->timer.init = nv04_timer_init;
68 engine->timer.read = nv04_timer_read;
69 engine->timer.takedown = nv04_timer_takedown;
70 engine->fb.init = nv04_fb_init;
71 engine->fb.takedown = nv04_fb_takedown;
72 engine->display.early_init = nv04_display_early_init;
73 engine->display.late_takedown = nv04_display_late_takedown;
74 engine->display.create = nv04_display_create;
75 engine->display.destroy = nv04_display_destroy;
76 engine->display.init = nv04_display_init;
77 engine->display.fini = nv04_display_fini;
78 engine->pm.clocks_get = nv04_pm_clocks_get;
79 engine->pm.clocks_pre = nv04_pm_clocks_pre;
80 engine->pm.clocks_set = nv04_pm_clocks_set;
81 engine->vram.init = nv04_fb_vram_init;
82 engine->vram.takedown = nouveau_stub_takedown;
83 engine->vram.flags_valid = nouveau_mem_flags_valid;
84 break;
85 case 0x10:
86 engine->instmem.init = nv04_instmem_init;
87 engine->instmem.takedown = nv04_instmem_takedown;
88 engine->instmem.suspend = nv04_instmem_suspend;
89 engine->instmem.resume = nv04_instmem_resume;
90 engine->instmem.get = nv04_instmem_get;
91 engine->instmem.put = nv04_instmem_put;
92 engine->instmem.map = nv04_instmem_map;
93 engine->instmem.unmap = nv04_instmem_unmap;
94 engine->instmem.flush = nv04_instmem_flush;
95 engine->mc.init = nv04_mc_init;
96 engine->mc.takedown = nv04_mc_takedown;
97 engine->timer.init = nv04_timer_init;
98 engine->timer.read = nv04_timer_read;
99 engine->timer.takedown = nv04_timer_takedown;
100 engine->fb.init = nv10_fb_init;
101 engine->fb.takedown = nv10_fb_takedown;
102 engine->fb.init_tile_region = nv10_fb_init_tile_region;
103 engine->fb.set_tile_region = nv10_fb_set_tile_region;
104 engine->fb.free_tile_region = nv10_fb_free_tile_region;
105 engine->display.early_init = nv04_display_early_init;
106 engine->display.late_takedown = nv04_display_late_takedown;
107 engine->display.create = nv04_display_create;
108 engine->display.destroy = nv04_display_destroy;
109 engine->display.init = nv04_display_init;
110 engine->display.fini = nv04_display_fini;
111 engine->gpio.drive = nv10_gpio_drive;
112 engine->gpio.sense = nv10_gpio_sense;
113 engine->pm.clocks_get = nv04_pm_clocks_get;
114 engine->pm.clocks_pre = nv04_pm_clocks_pre;
115 engine->pm.clocks_set = nv04_pm_clocks_set;
116 if (dev_priv->chipset == 0x1a ||
117 dev_priv->chipset == 0x1f)
118 engine->vram.init = nv1a_fb_vram_init;
119 else
120 engine->vram.init = nv10_fb_vram_init;
121 engine->vram.takedown = nouveau_stub_takedown;
122 engine->vram.flags_valid = nouveau_mem_flags_valid;
123 break;
124 case 0x20:
125 engine->instmem.init = nv04_instmem_init;
126 engine->instmem.takedown = nv04_instmem_takedown;
127 engine->instmem.suspend = nv04_instmem_suspend;
128 engine->instmem.resume = nv04_instmem_resume;
129 engine->instmem.get = nv04_instmem_get;
130 engine->instmem.put = nv04_instmem_put;
131 engine->instmem.map = nv04_instmem_map;
132 engine->instmem.unmap = nv04_instmem_unmap;
133 engine->instmem.flush = nv04_instmem_flush;
134 engine->mc.init = nv04_mc_init;
135 engine->mc.takedown = nv04_mc_takedown;
136 engine->timer.init = nv04_timer_init;
137 engine->timer.read = nv04_timer_read;
138 engine->timer.takedown = nv04_timer_takedown;
139 engine->fb.init = nv20_fb_init;
140 engine->fb.takedown = nv20_fb_takedown;
141 engine->fb.init_tile_region = nv20_fb_init_tile_region;
142 engine->fb.set_tile_region = nv20_fb_set_tile_region;
143 engine->fb.free_tile_region = nv20_fb_free_tile_region;
144 engine->display.early_init = nv04_display_early_init;
145 engine->display.late_takedown = nv04_display_late_takedown;
146 engine->display.create = nv04_display_create;
147 engine->display.destroy = nv04_display_destroy;
148 engine->display.init = nv04_display_init;
149 engine->display.fini = nv04_display_fini;
150 engine->gpio.drive = nv10_gpio_drive;
151 engine->gpio.sense = nv10_gpio_sense;
152 engine->pm.clocks_get = nv04_pm_clocks_get;
153 engine->pm.clocks_pre = nv04_pm_clocks_pre;
154 engine->pm.clocks_set = nv04_pm_clocks_set;
155 engine->vram.init = nv20_fb_vram_init;
156 engine->vram.takedown = nouveau_stub_takedown;
157 engine->vram.flags_valid = nouveau_mem_flags_valid;
158 break;
159 case 0x30:
160 engine->instmem.init = nv04_instmem_init;
161 engine->instmem.takedown = nv04_instmem_takedown;
162 engine->instmem.suspend = nv04_instmem_suspend;
163 engine->instmem.resume = nv04_instmem_resume;
164 engine->instmem.get = nv04_instmem_get;
165 engine->instmem.put = nv04_instmem_put;
166 engine->instmem.map = nv04_instmem_map;
167 engine->instmem.unmap = nv04_instmem_unmap;
168 engine->instmem.flush = nv04_instmem_flush;
169 engine->mc.init = nv04_mc_init;
170 engine->mc.takedown = nv04_mc_takedown;
171 engine->timer.init = nv04_timer_init;
172 engine->timer.read = nv04_timer_read;
173 engine->timer.takedown = nv04_timer_takedown;
174 engine->fb.init = nv30_fb_init;
175 engine->fb.takedown = nv30_fb_takedown;
176 engine->fb.init_tile_region = nv30_fb_init_tile_region;
177 engine->fb.set_tile_region = nv10_fb_set_tile_region;
178 engine->fb.free_tile_region = nv30_fb_free_tile_region;
179 engine->display.early_init = nv04_display_early_init;
180 engine->display.late_takedown = nv04_display_late_takedown;
181 engine->display.create = nv04_display_create;
182 engine->display.destroy = nv04_display_destroy;
183 engine->display.init = nv04_display_init;
184 engine->display.fini = nv04_display_fini;
185 engine->gpio.drive = nv10_gpio_drive;
186 engine->gpio.sense = nv10_gpio_sense;
187 engine->pm.clocks_get = nv04_pm_clocks_get;
188 engine->pm.clocks_pre = nv04_pm_clocks_pre;
189 engine->pm.clocks_set = nv04_pm_clocks_set;
190 engine->pm.voltage_get = nouveau_voltage_gpio_get;
191 engine->pm.voltage_set = nouveau_voltage_gpio_set;
192 engine->vram.init = nv20_fb_vram_init;
193 engine->vram.takedown = nouveau_stub_takedown;
194 engine->vram.flags_valid = nouveau_mem_flags_valid;
195 break;
196 case 0x40:
197 case 0x60:
198 engine->instmem.init = nv04_instmem_init;
199 engine->instmem.takedown = nv04_instmem_takedown;
200 engine->instmem.suspend = nv04_instmem_suspend;
201 engine->instmem.resume = nv04_instmem_resume;
202 engine->instmem.get = nv04_instmem_get;
203 engine->instmem.put = nv04_instmem_put;
204 engine->instmem.map = nv04_instmem_map;
205 engine->instmem.unmap = nv04_instmem_unmap;
206 engine->instmem.flush = nv04_instmem_flush;
207 engine->mc.init = nv40_mc_init;
208 engine->mc.takedown = nv40_mc_takedown;
209 engine->timer.init = nv04_timer_init;
210 engine->timer.read = nv04_timer_read;
211 engine->timer.takedown = nv04_timer_takedown;
212 engine->fb.init = nv40_fb_init;
213 engine->fb.takedown = nv40_fb_takedown;
214 engine->fb.init_tile_region = nv30_fb_init_tile_region;
215 engine->fb.set_tile_region = nv40_fb_set_tile_region;
216 engine->fb.free_tile_region = nv30_fb_free_tile_region;
217 engine->display.early_init = nv04_display_early_init;
218 engine->display.late_takedown = nv04_display_late_takedown;
219 engine->display.create = nv04_display_create;
220 engine->display.destroy = nv04_display_destroy;
221 engine->display.init = nv04_display_init;
222 engine->display.fini = nv04_display_fini;
223 engine->gpio.init = nv10_gpio_init;
224 engine->gpio.fini = nv10_gpio_fini;
225 engine->gpio.drive = nv10_gpio_drive;
226 engine->gpio.sense = nv10_gpio_sense;
227 engine->gpio.irq_enable = nv10_gpio_irq_enable;
228 engine->pm.clocks_get = nv40_pm_clocks_get;
229 engine->pm.clocks_pre = nv40_pm_clocks_pre;
230 engine->pm.clocks_set = nv40_pm_clocks_set;
231 engine->pm.voltage_get = nouveau_voltage_gpio_get;
232 engine->pm.voltage_set = nouveau_voltage_gpio_set;
233 engine->pm.temp_get = nv40_temp_get;
234 engine->pm.pwm_get = nv40_pm_pwm_get;
235 engine->pm.pwm_set = nv40_pm_pwm_set;
236 engine->vram.init = nv40_fb_vram_init;
237 engine->vram.takedown = nouveau_stub_takedown;
238 engine->vram.flags_valid = nouveau_mem_flags_valid;
239 break;
240 case 0x50:
241 case 0x80: /* gotta love NVIDIA's consistency.. */
242 case 0x90:
243 case 0xa0:
244 engine->instmem.init = nv50_instmem_init;
245 engine->instmem.takedown = nv50_instmem_takedown;
246 engine->instmem.suspend = nv50_instmem_suspend;
247 engine->instmem.resume = nv50_instmem_resume;
248 engine->instmem.get = nv50_instmem_get;
249 engine->instmem.put = nv50_instmem_put;
250 engine->instmem.map = nv50_instmem_map;
251 engine->instmem.unmap = nv50_instmem_unmap;
252 if (dev_priv->chipset == 0x50)
253 engine->instmem.flush = nv50_instmem_flush;
254 else
255 engine->instmem.flush = nv84_instmem_flush;
256 engine->mc.init = nv50_mc_init;
257 engine->mc.takedown = nv50_mc_takedown;
258 engine->timer.init = nv04_timer_init;
259 engine->timer.read = nv04_timer_read;
260 engine->timer.takedown = nv04_timer_takedown;
261 engine->fb.init = nv50_fb_init;
262 engine->fb.takedown = nv50_fb_takedown;
263 engine->display.early_init = nv50_display_early_init;
264 engine->display.late_takedown = nv50_display_late_takedown;
265 engine->display.create = nv50_display_create;
266 engine->display.destroy = nv50_display_destroy;
267 engine->display.init = nv50_display_init;
268 engine->display.fini = nv50_display_fini;
269 engine->gpio.init = nv50_gpio_init;
270 engine->gpio.fini = nv50_gpio_fini;
271 engine->gpio.drive = nv50_gpio_drive;
272 engine->gpio.sense = nv50_gpio_sense;
273 engine->gpio.irq_enable = nv50_gpio_irq_enable;
274 switch (dev_priv->chipset) {
275 case 0x84:
276 case 0x86:
277 case 0x92:
278 case 0x94:
279 case 0x96:
280 case 0x98:
281 case 0xa0:
282 case 0xaa:
283 case 0xac:
284 case 0x50:
285 engine->pm.clocks_get = nv50_pm_clocks_get;
286 engine->pm.clocks_pre = nv50_pm_clocks_pre;
287 engine->pm.clocks_set = nv50_pm_clocks_set;
288 break;
289 default:
290 engine->pm.clocks_get = nva3_pm_clocks_get;
291 engine->pm.clocks_pre = nva3_pm_clocks_pre;
292 engine->pm.clocks_set = nva3_pm_clocks_set;
293 break;
294 }
295 engine->pm.voltage_get = nouveau_voltage_gpio_get;
296 engine->pm.voltage_set = nouveau_voltage_gpio_set;
297 if (dev_priv->chipset >= 0x84)
298 engine->pm.temp_get = nv84_temp_get;
299 else
300 engine->pm.temp_get = nv40_temp_get;
301 engine->pm.pwm_get = nv50_pm_pwm_get;
302 engine->pm.pwm_set = nv50_pm_pwm_set;
303 engine->vram.init = nv50_vram_init;
304 engine->vram.takedown = nv50_vram_fini;
305 engine->vram.get = nv50_vram_new;
306 engine->vram.put = nv50_vram_del;
307 engine->vram.flags_valid = nv50_vram_flags_valid;
308 break;
309 case 0xc0:
310 engine->instmem.init = nvc0_instmem_init;
311 engine->instmem.takedown = nvc0_instmem_takedown;
312 engine->instmem.suspend = nvc0_instmem_suspend;
313 engine->instmem.resume = nvc0_instmem_resume;
314 engine->instmem.get = nv50_instmem_get;
315 engine->instmem.put = nv50_instmem_put;
316 engine->instmem.map = nv50_instmem_map;
317 engine->instmem.unmap = nv50_instmem_unmap;
318 engine->instmem.flush = nv84_instmem_flush;
319 engine->mc.init = nv50_mc_init;
320 engine->mc.takedown = nv50_mc_takedown;
321 engine->timer.init = nv04_timer_init;
322 engine->timer.read = nv04_timer_read;
323 engine->timer.takedown = nv04_timer_takedown;
324 engine->fb.init = nvc0_fb_init;
325 engine->fb.takedown = nvc0_fb_takedown;
326 engine->display.early_init = nv50_display_early_init;
327 engine->display.late_takedown = nv50_display_late_takedown;
328 engine->display.create = nv50_display_create;
329 engine->display.destroy = nv50_display_destroy;
330 engine->display.init = nv50_display_init;
331 engine->display.fini = nv50_display_fini;
332 engine->gpio.init = nv50_gpio_init;
333 engine->gpio.fini = nv50_gpio_fini;
334 engine->gpio.drive = nv50_gpio_drive;
335 engine->gpio.sense = nv50_gpio_sense;
336 engine->gpio.irq_enable = nv50_gpio_irq_enable;
337 engine->vram.init = nvc0_vram_init;
338 engine->vram.takedown = nv50_vram_fini;
339 engine->vram.get = nvc0_vram_new;
340 engine->vram.put = nv50_vram_del;
341 engine->vram.flags_valid = nvc0_vram_flags_valid;
342 engine->pm.temp_get = nv84_temp_get;
343 engine->pm.clocks_get = nvc0_pm_clocks_get;
344 engine->pm.clocks_pre = nvc0_pm_clocks_pre;
345 engine->pm.clocks_set = nvc0_pm_clocks_set;
346 engine->pm.voltage_get = nouveau_voltage_gpio_get;
347 engine->pm.voltage_set = nouveau_voltage_gpio_set;
348 engine->pm.pwm_get = nv50_pm_pwm_get;
349 engine->pm.pwm_set = nv50_pm_pwm_set;
350 break;
351 case 0xd0:
352 engine->instmem.init = nvc0_instmem_init;
353 engine->instmem.takedown = nvc0_instmem_takedown;
354 engine->instmem.suspend = nvc0_instmem_suspend;
355 engine->instmem.resume = nvc0_instmem_resume;
356 engine->instmem.get = nv50_instmem_get;
357 engine->instmem.put = nv50_instmem_put;
358 engine->instmem.map = nv50_instmem_map;
359 engine->instmem.unmap = nv50_instmem_unmap;
360 engine->instmem.flush = nv84_instmem_flush;
361 engine->mc.init = nv50_mc_init;
362 engine->mc.takedown = nv50_mc_takedown;
363 engine->timer.init = nv04_timer_init;
364 engine->timer.read = nv04_timer_read;
365 engine->timer.takedown = nv04_timer_takedown;
366 engine->fb.init = nvc0_fb_init;
367 engine->fb.takedown = nvc0_fb_takedown;
368 engine->display.early_init = nouveau_stub_init;
369 engine->display.late_takedown = nouveau_stub_takedown;
370 engine->display.create = nvd0_display_create;
371 engine->display.destroy = nvd0_display_destroy;
372 engine->display.init = nvd0_display_init;
373 engine->display.fini = nvd0_display_fini;
374 engine->gpio.init = nv50_gpio_init;
375 engine->gpio.fini = nv50_gpio_fini;
376 engine->gpio.drive = nvd0_gpio_drive;
377 engine->gpio.sense = nvd0_gpio_sense;
378 engine->gpio.irq_enable = nv50_gpio_irq_enable;
379 engine->vram.init = nvc0_vram_init;
380 engine->vram.takedown = nv50_vram_fini;
381 engine->vram.get = nvc0_vram_new;
382 engine->vram.put = nv50_vram_del;
383 engine->vram.flags_valid = nvc0_vram_flags_valid;
384 engine->pm.temp_get = nv84_temp_get;
385 engine->pm.clocks_get = nvc0_pm_clocks_get;
386 engine->pm.clocks_pre = nvc0_pm_clocks_pre;
387 engine->pm.clocks_set = nvc0_pm_clocks_set;
388 engine->pm.voltage_get = nouveau_voltage_gpio_get;
389 engine->pm.voltage_set = nouveau_voltage_gpio_set;
390 break;
391 case 0xe0:
392 engine->instmem.init = nvc0_instmem_init;
393 engine->instmem.takedown = nvc0_instmem_takedown;
394 engine->instmem.suspend = nvc0_instmem_suspend;
395 engine->instmem.resume = nvc0_instmem_resume;
396 engine->instmem.get = nv50_instmem_get;
397 engine->instmem.put = nv50_instmem_put;
398 engine->instmem.map = nv50_instmem_map;
399 engine->instmem.unmap = nv50_instmem_unmap;
400 engine->instmem.flush = nv84_instmem_flush;
401 engine->mc.init = nv50_mc_init;
402 engine->mc.takedown = nv50_mc_takedown;
403 engine->timer.init = nv04_timer_init;
404 engine->timer.read = nv04_timer_read;
405 engine->timer.takedown = nv04_timer_takedown;
406 engine->fb.init = nvc0_fb_init;
407 engine->fb.takedown = nvc0_fb_takedown;
408 engine->display.early_init = nouveau_stub_init;
409 engine->display.late_takedown = nouveau_stub_takedown;
410 engine->display.create = nvd0_display_create;
411 engine->display.destroy = nvd0_display_destroy;
412 engine->display.init = nvd0_display_init;
413 engine->display.fini = nvd0_display_fini;
414 engine->gpio.init = nv50_gpio_init;
415 engine->gpio.fini = nv50_gpio_fini;
416 engine->gpio.drive = nvd0_gpio_drive;
417 engine->gpio.sense = nvd0_gpio_sense;
418 engine->gpio.irq_enable = nv50_gpio_irq_enable;
419 engine->vram.init = nvc0_vram_init;
420 engine->vram.takedown = nv50_vram_fini;
421 engine->vram.get = nvc0_vram_new;
422 engine->vram.put = nv50_vram_del;
423 engine->vram.flags_valid = nvc0_vram_flags_valid;
424 break;
425 default:
426 NV_ERROR(dev, "NV%02x unsupported\n", dev_priv->chipset);
427 return 1;
428 }
429
430 /* headless mode */
431 if (nouveau_modeset == 2) {
432 engine->display.early_init = nouveau_stub_init;
433 engine->display.late_takedown = nouveau_stub_takedown;
434 engine->display.create = nouveau_stub_init;
435 engine->display.init = nouveau_stub_init;
436 engine->display.destroy = nouveau_stub_takedown;
437 }
438
439 return 0;
440 }
441
442 static unsigned int
443 nouveau_vga_set_decode(void *priv, bool state)
444 {
445 struct drm_device *dev = priv;
446 struct drm_nouveau_private *dev_priv = dev->dev_private;
447
448 if (dev_priv->chipset >= 0x40)
449 nv_wr32(dev, 0x88054, state);
450 else
451 nv_wr32(dev, 0x1854, state);
452
453 if (state)
454 return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
455 VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
456 else
457 return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
458 }
459
460 static void nouveau_switcheroo_set_state(struct pci_dev *pdev,
461 enum vga_switcheroo_state state)
462 {
463 struct drm_device *dev = pci_get_drvdata(pdev);
464 pm_message_t pmm = { .event = PM_EVENT_SUSPEND };
465 if (state == VGA_SWITCHEROO_ON) {
466 printk(KERN_ERR "VGA switcheroo: switched nouveau on\n");
467 dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
468 nouveau_pci_resume(pdev);
469 drm_kms_helper_poll_enable(dev);
470 dev->switch_power_state = DRM_SWITCH_POWER_ON;
471 } else {
472 printk(KERN_ERR "VGA switcheroo: switched nouveau off\n");
473 dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
474 drm_kms_helper_poll_disable(dev);
475 nouveau_switcheroo_optimus_dsm();
476 nouveau_pci_suspend(pdev, pmm);
477 dev->switch_power_state = DRM_SWITCH_POWER_OFF;
478 }
479 }
480
481 static void nouveau_switcheroo_reprobe(struct pci_dev *pdev)
482 {
483 struct drm_device *dev = pci_get_drvdata(pdev);
484 nouveau_fbcon_output_poll_changed(dev);
485 }
486
487 static bool nouveau_switcheroo_can_switch(struct pci_dev *pdev)
488 {
489 struct drm_device *dev = pci_get_drvdata(pdev);
490 bool can_switch;
491
492 spin_lock(&dev->count_lock);
493 can_switch = (dev->open_count == 0);
494 spin_unlock(&dev->count_lock);
495 return can_switch;
496 }
497
498 static void
499 nouveau_card_channel_fini(struct drm_device *dev)
500 {
501 struct drm_nouveau_private *dev_priv = dev->dev_private;
502
503 if (dev_priv->channel)
504 nouveau_channel_put_unlocked(&dev_priv->channel);
505 }
506
507 static int
508 nouveau_card_channel_init(struct drm_device *dev)
509 {
510 struct drm_nouveau_private *dev_priv = dev->dev_private;
511 struct nouveau_channel *chan;
512 int ret;
513
514 ret = nouveau_channel_alloc(dev, &chan, NULL, NvDmaFB, NvDmaTT);
515 dev_priv->channel = chan;
516 if (ret)
517 return ret;
518 mutex_unlock(&dev_priv->channel->mutex);
519
520 nouveau_bo_move_init(chan);
521 return 0;
522 }
523
524 static const struct vga_switcheroo_client_ops nouveau_switcheroo_ops = {
525 .set_gpu_state = nouveau_switcheroo_set_state,
526 .reprobe = nouveau_switcheroo_reprobe,
527 .can_switch = nouveau_switcheroo_can_switch,
528 };
529
530 int
531 nouveau_card_init(struct drm_device *dev)
532 {
533 struct drm_nouveau_private *dev_priv = dev->dev_private;
534 struct nouveau_engine *engine;
535 int ret, e = 0;
536
537 vga_client_register(dev->pdev, dev, NULL, nouveau_vga_set_decode);
538 vga_switcheroo_register_client(dev->pdev, &nouveau_switcheroo_ops);
539
540 /* Initialise internal driver API hooks */
541 ret = nouveau_init_engine_ptrs(dev);
542 if (ret)
543 goto out;
544 engine = &dev_priv->engine;
545 spin_lock_init(&dev_priv->channels.lock);
546 spin_lock_init(&dev_priv->tile.lock);
547 spin_lock_init(&dev_priv->context_switch_lock);
548 spin_lock_init(&dev_priv->vm_lock);
549
550 /* Make the CRTCs and I2C buses accessible */
551 ret = engine->display.early_init(dev);
552 if (ret)
553 goto out;
554
555 /* Parse BIOS tables / Run init tables if card not POSTed */
556 ret = nouveau_bios_init(dev);
557 if (ret)
558 goto out_display_early;
559
560 /* workaround an odd issue on nvc1 by disabling the device's
561 * nosnoop capability. hopefully won't cause issues until a
562 * better fix is found - assuming there is one...
563 */
564 if (dev_priv->chipset == 0xc1) {
565 nv_mask(dev, 0x00088080, 0x00000800, 0x00000000);
566 }
567
568 /* PMC */
569 ret = engine->mc.init(dev);
570 if (ret)
571 goto out_bios;
572
573 /* PTIMER */
574 ret = engine->timer.init(dev);
575 if (ret)
576 goto out_mc;
577
578 /* PFB */
579 ret = engine->fb.init(dev);
580 if (ret)
581 goto out_timer;
582
583 ret = engine->vram.init(dev);
584 if (ret)
585 goto out_fb;
586
587 /* PGPIO */
588 ret = nouveau_gpio_create(dev);
589 if (ret)
590 goto out_vram;
591
592 ret = nouveau_gpuobj_init(dev);
593 if (ret)
594 goto out_gpio;
595
596 ret = engine->instmem.init(dev);
597 if (ret)
598 goto out_gpuobj;
599
600 ret = nouveau_mem_vram_init(dev);
601 if (ret)
602 goto out_instmem;
603
604 ret = nouveau_mem_gart_init(dev);
605 if (ret)
606 goto out_ttmvram;
607
608 if (!dev_priv->noaccel) {
609 switch (dev_priv->card_type) {
610 case NV_04:
611 nv04_fifo_create(dev);
612 break;
613 case NV_10:
614 case NV_20:
615 case NV_30:
616 if (dev_priv->chipset < 0x17)
617 nv10_fifo_create(dev);
618 else
619 nv17_fifo_create(dev);
620 break;
621 case NV_40:
622 nv40_fifo_create(dev);
623 break;
624 case NV_50:
625 if (dev_priv->chipset == 0x50)
626 nv50_fifo_create(dev);
627 else
628 nv84_fifo_create(dev);
629 break;
630 case NV_C0:
631 case NV_D0:
632 nvc0_fifo_create(dev);
633 break;
634 case NV_E0:
635 nve0_fifo_create(dev);
636 break;
637 default:
638 break;
639 }
640
641 switch (dev_priv->card_type) {
642 case NV_04:
643 nv04_fence_create(dev);
644 break;
645 case NV_10:
646 case NV_20:
647 case NV_30:
648 case NV_40:
649 case NV_50:
650 if (dev_priv->chipset < 0x84)
651 nv10_fence_create(dev);
652 else
653 nv84_fence_create(dev);
654 break;
655 case NV_C0:
656 case NV_D0:
657 case NV_E0:
658 nvc0_fence_create(dev);
659 break;
660 default:
661 break;
662 }
663
664 switch (dev_priv->card_type) {
665 case NV_04:
666 case NV_10:
667 case NV_20:
668 case NV_30:
669 case NV_40:
670 nv04_software_create(dev);
671 break;
672 case NV_50:
673 nv50_software_create(dev);
674 break;
675 case NV_C0:
676 case NV_D0:
677 case NV_E0:
678 nvc0_software_create(dev);
679 break;
680 default:
681 break;
682 }
683
684 switch (dev_priv->card_type) {
685 case NV_04:
686 nv04_graph_create(dev);
687 break;
688 case NV_10:
689 nv10_graph_create(dev);
690 break;
691 case NV_20:
692 case NV_30:
693 nv20_graph_create(dev);
694 break;
695 case NV_40:
696 nv40_graph_create(dev);
697 break;
698 case NV_50:
699 nv50_graph_create(dev);
700 break;
701 case NV_C0:
702 case NV_D0:
703 nvc0_graph_create(dev);
704 break;
705 case NV_E0:
706 nve0_graph_create(dev);
707 break;
708 default:
709 break;
710 }
711
712 switch (dev_priv->chipset) {
713 case 0x84:
714 case 0x86:
715 case 0x92:
716 case 0x94:
717 case 0x96:
718 case 0xa0:
719 nv84_crypt_create(dev);
720 break;
721 case 0x98:
722 case 0xaa:
723 case 0xac:
724 nv98_crypt_create(dev);
725 break;
726 }
727
728 switch (dev_priv->card_type) {
729 case NV_50:
730 switch (dev_priv->chipset) {
731 case 0xa3:
732 case 0xa5:
733 case 0xa8:
734 nva3_copy_create(dev);
735 break;
736 }
737 break;
738 case NV_C0:
739 nvc0_copy_create(dev, 1);
740 case NV_D0:
741 nvc0_copy_create(dev, 0);
742 break;
743 default:
744 break;
745 }
746
747 if (dev_priv->chipset >= 0xa3 || dev_priv->chipset == 0x98) {
748 nv84_bsp_create(dev);
749 nv84_vp_create(dev);
750 nv98_ppp_create(dev);
751 } else
752 if (dev_priv->chipset >= 0x84) {
753 nv50_mpeg_create(dev);
754 nv84_bsp_create(dev);
755 nv84_vp_create(dev);
756 } else
757 if (dev_priv->chipset >= 0x50) {
758 nv50_mpeg_create(dev);
759 } else
760 if (dev_priv->card_type == NV_40 ||
761 dev_priv->chipset == 0x31 ||
762 dev_priv->chipset == 0x34 ||
763 dev_priv->chipset == 0x36) {
764 nv31_mpeg_create(dev);
765 }
766
767 for (e = 0; e < NVOBJ_ENGINE_NR; e++) {
768 if (dev_priv->eng[e]) {
769 ret = dev_priv->eng[e]->init(dev, e);
770 if (ret)
771 goto out_engine;
772 }
773 }
774 }
775
776 ret = nouveau_irq_init(dev);
777 if (ret)
778 goto out_engine;
779
780 ret = nouveau_display_create(dev);
781 if (ret)
782 goto out_irq;
783
784 nouveau_backlight_init(dev);
785 nouveau_pm_init(dev);
786
787 if (dev_priv->eng[NVOBJ_ENGINE_GR]) {
788 ret = nouveau_card_channel_init(dev);
789 if (ret)
790 goto out_pm;
791 }
792
793 if (dev->mode_config.num_crtc) {
794 ret = nouveau_display_init(dev);
795 if (ret)
796 goto out_chan;
797
798 nouveau_fbcon_init(dev);
799 }
800
801 return 0;
802
803 out_chan:
804 nouveau_card_channel_fini(dev);
805 out_pm:
806 nouveau_pm_fini(dev);
807 nouveau_backlight_exit(dev);
808 nouveau_display_destroy(dev);
809 out_irq:
810 nouveau_irq_fini(dev);
811 out_engine:
812 if (!dev_priv->noaccel) {
813 for (e = e - 1; e >= 0; e--) {
814 if (!dev_priv->eng[e])
815 continue;
816 dev_priv->eng[e]->fini(dev, e, false);
817 dev_priv->eng[e]->destroy(dev,e );
818 }
819 }
820 nouveau_mem_gart_fini(dev);
821 out_ttmvram:
822 nouveau_mem_vram_fini(dev);
823 out_instmem:
824 engine->instmem.takedown(dev);
825 out_gpuobj:
826 nouveau_gpuobj_takedown(dev);
827 out_gpio:
828 nouveau_gpio_destroy(dev);
829 out_vram:
830 engine->vram.takedown(dev);
831 out_fb:
832 engine->fb.takedown(dev);
833 out_timer:
834 engine->timer.takedown(dev);
835 out_mc:
836 engine->mc.takedown(dev);
837 out_bios:
838 nouveau_bios_takedown(dev);
839 out_display_early:
840 engine->display.late_takedown(dev);
841 out:
842 vga_switcheroo_unregister_client(dev->pdev);
843 vga_client_register(dev->pdev, NULL, NULL, NULL);
844 return ret;
845 }
846
847 static void nouveau_card_takedown(struct drm_device *dev)
848 {
849 struct drm_nouveau_private *dev_priv = dev->dev_private;
850 struct nouveau_engine *engine = &dev_priv->engine;
851 int e;
852
853 if (dev->mode_config.num_crtc) {
854 nouveau_fbcon_fini(dev);
855 nouveau_display_fini(dev);
856 }
857
858 nouveau_card_channel_fini(dev);
859 nouveau_pm_fini(dev);
860 nouveau_backlight_exit(dev);
861 nouveau_display_destroy(dev);
862
863 if (!dev_priv->noaccel) {
864 for (e = NVOBJ_ENGINE_NR - 1; e >= 0; e--) {
865 if (dev_priv->eng[e]) {
866 dev_priv->eng[e]->fini(dev, e, false);
867 dev_priv->eng[e]->destroy(dev,e );
868 }
869 }
870 }
871
872 if (dev_priv->vga_ram) {
873 nouveau_bo_unpin(dev_priv->vga_ram);
874 nouveau_bo_ref(NULL, &dev_priv->vga_ram);
875 }
876
877 mutex_lock(&dev->struct_mutex);
878 ttm_bo_clean_mm(&dev_priv->ttm.bdev, TTM_PL_VRAM);
879 ttm_bo_clean_mm(&dev_priv->ttm.bdev, TTM_PL_TT);
880 mutex_unlock(&dev->struct_mutex);
881 nouveau_mem_gart_fini(dev);
882 nouveau_mem_vram_fini(dev);
883
884 engine->instmem.takedown(dev);
885 nouveau_gpuobj_takedown(dev);
886
887 nouveau_gpio_destroy(dev);
888 engine->vram.takedown(dev);
889 engine->fb.takedown(dev);
890 engine->timer.takedown(dev);
891 engine->mc.takedown(dev);
892
893 nouveau_bios_takedown(dev);
894 engine->display.late_takedown(dev);
895
896 nouveau_irq_fini(dev);
897
898 vga_switcheroo_unregister_client(dev->pdev);
899 vga_client_register(dev->pdev, NULL, NULL, NULL);
900 }
901
902 int
903 nouveau_open(struct drm_device *dev, struct drm_file *file_priv)
904 {
905 struct drm_nouveau_private *dev_priv = dev->dev_private;
906 struct nouveau_fpriv *fpriv;
907 int ret;
908
909 fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL);
910 if (unlikely(!fpriv))
911 return -ENOMEM;
912
913 spin_lock_init(&fpriv->lock);
914 INIT_LIST_HEAD(&fpriv->channels);
915
916 if (dev_priv->card_type == NV_50) {
917 ret = nouveau_vm_new(dev, 0, (1ULL << 40), 0x0020000000ULL,
918 &fpriv->vm);
919 if (ret) {
920 kfree(fpriv);
921 return ret;
922 }
923 } else
924 if (dev_priv->card_type >= NV_C0) {
925 ret = nouveau_vm_new(dev, 0, (1ULL << 40), 0x0008000000ULL,
926 &fpriv->vm);
927 if (ret) {
928 kfree(fpriv);
929 return ret;
930 }
931 }
932
933 file_priv->driver_priv = fpriv;
934 return 0;
935 }
936
937 /* here a client dies, release the stuff that was allocated for its
938 * file_priv */
939 void nouveau_preclose(struct drm_device *dev, struct drm_file *file_priv)
940 {
941 nouveau_channel_cleanup(dev, file_priv);
942 }
943
944 void
945 nouveau_postclose(struct drm_device *dev, struct drm_file *file_priv)
946 {
947 struct nouveau_fpriv *fpriv = nouveau_fpriv(file_priv);
948 nouveau_vm_ref(NULL, &fpriv->vm, NULL);
949 kfree(fpriv);
950 }
951
952 /* first module load, setup the mmio/fb mapping */
953 /* KMS: we need mmio at load time, not when the first drm client opens. */
954 int nouveau_firstopen(struct drm_device *dev)
955 {
956 return 0;
957 }
958
959 /* if we have an OF card, copy vbios to RAMIN */
960 static void nouveau_OF_copy_vbios_to_ramin(struct drm_device *dev)
961 {
962 #if defined(__powerpc__)
963 int size, i;
964 const uint32_t *bios;
965 struct device_node *dn = pci_device_to_OF_node(dev->pdev);
966 if (!dn) {
967 NV_INFO(dev, "Unable to get the OF node\n");
968 return;
969 }
970
971 bios = of_get_property(dn, "NVDA,BMP", &size);
972 if (bios) {
973 for (i = 0; i < size; i += 4)
974 nv_wi32(dev, i, bios[i/4]);
975 NV_INFO(dev, "OF bios successfully copied (%d bytes)\n", size);
976 } else {
977 NV_INFO(dev, "Unable to get the OF bios\n");
978 }
979 #endif
980 }
981
982 static struct apertures_struct *nouveau_get_apertures(struct drm_device *dev)
983 {
984 struct pci_dev *pdev = dev->pdev;
985 struct apertures_struct *aper = alloc_apertures(3);
986 if (!aper)
987 return NULL;
988
989 aper->ranges[0].base = pci_resource_start(pdev, 1);
990 aper->ranges[0].size = pci_resource_len(pdev, 1);
991 aper->count = 1;
992
993 if (pci_resource_len(pdev, 2)) {
994 aper->ranges[aper->count].base = pci_resource_start(pdev, 2);
995 aper->ranges[aper->count].size = pci_resource_len(pdev, 2);
996 aper->count++;
997 }
998
999 if (pci_resource_len(pdev, 3)) {
1000 aper->ranges[aper->count].base = pci_resource_start(pdev, 3);
1001 aper->ranges[aper->count].size = pci_resource_len(pdev, 3);
1002 aper->count++;
1003 }
1004
1005 return aper;
1006 }
1007
1008 static int nouveau_remove_conflicting_drivers(struct drm_device *dev)
1009 {
1010 struct drm_nouveau_private *dev_priv = dev->dev_private;
1011 bool primary = false;
1012 dev_priv->apertures = nouveau_get_apertures(dev);
1013 if (!dev_priv->apertures)
1014 return -ENOMEM;
1015
1016 #ifdef CONFIG_X86
1017 primary = dev->pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
1018 #endif
1019
1020 remove_conflicting_framebuffers(dev_priv->apertures, "nouveaufb", primary);
1021 return 0;
1022 }
1023
1024 int nouveau_load(struct drm_device *dev, unsigned long flags)
1025 {
1026 struct drm_nouveau_private *dev_priv;
1027 unsigned long long offset, length;
1028 uint32_t reg0 = ~0, strap;
1029 int ret;
1030
1031 dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL);
1032 if (!dev_priv) {
1033 ret = -ENOMEM;
1034 goto err_out;
1035 }
1036 dev->dev_private = dev_priv;
1037 dev_priv->dev = dev;
1038
1039 pci_set_master(dev->pdev);
1040
1041 dev_priv->flags = flags & NOUVEAU_FLAGS;
1042
1043 NV_DEBUG(dev, "vendor: 0x%X device: 0x%X class: 0x%X\n",
1044 dev->pci_vendor, dev->pci_device, dev->pdev->class);
1045
1046 /* first up, map the start of mmio and determine the chipset */
1047 dev_priv->mmio = ioremap(pci_resource_start(dev->pdev, 0), PAGE_SIZE);
1048 if (dev_priv->mmio) {
1049 #ifdef __BIG_ENDIAN
1050 /* put the card into big-endian mode if it's not */
1051 if (nv_rd32(dev, NV03_PMC_BOOT_1) != 0x01000001)
1052 nv_wr32(dev, NV03_PMC_BOOT_1, 0x01000001);
1053 DRM_MEMORYBARRIER();
1054 #endif
1055
1056 /* determine chipset and derive architecture from it */
1057 reg0 = nv_rd32(dev, NV03_PMC_BOOT_0);
1058 if ((reg0 & 0x0f000000) > 0) {
1059 dev_priv->chipset = (reg0 & 0xff00000) >> 20;
1060 switch (dev_priv->chipset & 0xf0) {
1061 case 0x10:
1062 case 0x20:
1063 case 0x30:
1064 dev_priv->card_type = dev_priv->chipset & 0xf0;
1065 break;
1066 case 0x40:
1067 case 0x60:
1068 dev_priv->card_type = NV_40;
1069 break;
1070 case 0x50:
1071 case 0x80:
1072 case 0x90:
1073 case 0xa0:
1074 dev_priv->card_type = NV_50;
1075 break;
1076 case 0xc0:
1077 dev_priv->card_type = NV_C0;
1078 break;
1079 case 0xd0:
1080 dev_priv->card_type = NV_D0;
1081 break;
1082 case 0xe0:
1083 dev_priv->card_type = NV_E0;
1084 break;
1085 default:
1086 break;
1087 }
1088 } else
1089 if ((reg0 & 0xff00fff0) == 0x20004000) {
1090 if (reg0 & 0x00f00000)
1091 dev_priv->chipset = 0x05;
1092 else
1093 dev_priv->chipset = 0x04;
1094 dev_priv->card_type = NV_04;
1095 }
1096
1097 iounmap(dev_priv->mmio);
1098 }
1099
1100 if (!dev_priv->card_type) {
1101 NV_ERROR(dev, "unsupported chipset 0x%08x\n", reg0);
1102 ret = -EINVAL;
1103 goto err_priv;
1104 }
1105
1106 NV_INFO(dev, "Detected an NV%02x generation card (0x%08x)\n",
1107 dev_priv->card_type, reg0);
1108
1109 /* map the mmio regs, limiting the amount to preserve vmap space */
1110 offset = pci_resource_start(dev->pdev, 0);
1111 length = pci_resource_len(dev->pdev, 0);
1112 if (dev_priv->card_type < NV_E0)
1113 length = min(length, (unsigned long long)0x00800000);
1114
1115 dev_priv->mmio = ioremap(offset, length);
1116 if (!dev_priv->mmio) {
1117 NV_ERROR(dev, "Unable to initialize the mmio mapping. "
1118 "Please report your setup to " DRIVER_EMAIL "\n");
1119 ret = -EINVAL;
1120 goto err_priv;
1121 }
1122 NV_DEBUG(dev, "regs mapped ok at 0x%llx\n", offset);
1123
1124 /* determine frequency of timing crystal */
1125 strap = nv_rd32(dev, 0x101000);
1126 if ( dev_priv->chipset < 0x17 ||
1127 (dev_priv->chipset >= 0x20 && dev_priv->chipset <= 0x25))
1128 strap &= 0x00000040;
1129 else
1130 strap &= 0x00400040;
1131
1132 switch (strap) {
1133 case 0x00000000: dev_priv->crystal = 13500; break;
1134 case 0x00000040: dev_priv->crystal = 14318; break;
1135 case 0x00400000: dev_priv->crystal = 27000; break;
1136 case 0x00400040: dev_priv->crystal = 25000; break;
1137 }
1138
1139 NV_DEBUG(dev, "crystal freq: %dKHz\n", dev_priv->crystal);
1140
1141 /* Determine whether we'll attempt acceleration or not, some
1142 * cards are disabled by default here due to them being known
1143 * non-functional, or never been tested due to lack of hw.
1144 */
1145 dev_priv->noaccel = !!nouveau_noaccel;
1146 if (nouveau_noaccel == -1) {
1147 switch (dev_priv->chipset) {
1148 case 0xd9: /* known broken */
1149 case 0xe4: /* needs binary driver firmware */
1150 case 0xe7: /* needs binary driver firmware */
1151 NV_INFO(dev, "acceleration disabled by default, pass "
1152 "noaccel=0 to force enable\n");
1153 dev_priv->noaccel = true;
1154 break;
1155 default:
1156 dev_priv->noaccel = false;
1157 break;
1158 }
1159 }
1160
1161 ret = nouveau_remove_conflicting_drivers(dev);
1162 if (ret)
1163 goto err_mmio;
1164
1165 /* Map PRAMIN BAR, or on older cards, the aperture within BAR0 */
1166 if (dev_priv->card_type >= NV_40) {
1167 int ramin_bar = 2;
1168 if (pci_resource_len(dev->pdev, ramin_bar) == 0)
1169 ramin_bar = 3;
1170
1171 dev_priv->ramin_size = pci_resource_len(dev->pdev, ramin_bar);
1172 dev_priv->ramin =
1173 ioremap(pci_resource_start(dev->pdev, ramin_bar),
1174 dev_priv->ramin_size);
1175 if (!dev_priv->ramin) {
1176 NV_ERROR(dev, "Failed to map PRAMIN BAR\n");
1177 ret = -ENOMEM;
1178 goto err_mmio;
1179 }
1180 } else {
1181 dev_priv->ramin_size = 1 * 1024 * 1024;
1182 dev_priv->ramin = ioremap(offset + NV_RAMIN,
1183 dev_priv->ramin_size);
1184 if (!dev_priv->ramin) {
1185 NV_ERROR(dev, "Failed to map BAR0 PRAMIN.\n");
1186 ret = -ENOMEM;
1187 goto err_mmio;
1188 }
1189 }
1190
1191 nouveau_OF_copy_vbios_to_ramin(dev);
1192
1193 /* Special flags */
1194 if (dev->pci_device == 0x01a0)
1195 dev_priv->flags |= NV_NFORCE;
1196 else if (dev->pci_device == 0x01f0)
1197 dev_priv->flags |= NV_NFORCE2;
1198
1199 /* For kernel modesetting, init card now and bring up fbcon */
1200 ret = nouveau_card_init(dev);
1201 if (ret)
1202 goto err_ramin;
1203
1204 return 0;
1205
1206 err_ramin:
1207 iounmap(dev_priv->ramin);
1208 err_mmio:
1209 iounmap(dev_priv->mmio);
1210 err_priv:
1211 kfree(dev_priv);
1212 dev->dev_private = NULL;
1213 err_out:
1214 return ret;
1215 }
1216
1217 void nouveau_lastclose(struct drm_device *dev)
1218 {
1219 vga_switcheroo_process_delayed_switch();
1220 }
1221
1222 int nouveau_unload(struct drm_device *dev)
1223 {
1224 struct drm_nouveau_private *dev_priv = dev->dev_private;
1225
1226 nouveau_card_takedown(dev);
1227
1228 iounmap(dev_priv->mmio);
1229 iounmap(dev_priv->ramin);
1230
1231 kfree(dev_priv);
1232 dev->dev_private = NULL;
1233 return 0;
1234 }
1235
1236 /* Wait until (value(reg) & mask) == val, up until timeout has hit */
1237 bool
1238 nouveau_wait_eq(struct drm_device *dev, uint64_t timeout,
1239 uint32_t reg, uint32_t mask, uint32_t val)
1240 {
1241 struct drm_nouveau_private *dev_priv = dev->dev_private;
1242 struct nouveau_timer_engine *ptimer = &dev_priv->engine.timer;
1243 uint64_t start = ptimer->read(dev);
1244
1245 do {
1246 if ((nv_rd32(dev, reg) & mask) == val)
1247 return true;
1248 } while (ptimer->read(dev) - start < timeout);
1249
1250 return false;
1251 }
1252
1253 /* Wait until (value(reg) & mask) != val, up until timeout has hit */
1254 bool
1255 nouveau_wait_ne(struct drm_device *dev, uint64_t timeout,
1256 uint32_t reg, uint32_t mask, uint32_t val)
1257 {
1258 struct drm_nouveau_private *dev_priv = dev->dev_private;
1259 struct nouveau_timer_engine *ptimer = &dev_priv->engine.timer;
1260 uint64_t start = ptimer->read(dev);
1261
1262 do {
1263 if ((nv_rd32(dev, reg) & mask) != val)
1264 return true;
1265 } while (ptimer->read(dev) - start < timeout);
1266
1267 return false;
1268 }
1269
1270 /* Wait until cond(data) == true, up until timeout has hit */
1271 bool
1272 nouveau_wait_cb(struct drm_device *dev, u64 timeout,
1273 bool (*cond)(void *), void *data)
1274 {
1275 struct drm_nouveau_private *dev_priv = dev->dev_private;
1276 struct nouveau_timer_engine *ptimer = &dev_priv->engine.timer;
1277 u64 start = ptimer->read(dev);
1278
1279 do {
1280 if (cond(data) == true)
1281 return true;
1282 } while (ptimer->read(dev) - start < timeout);
1283
1284 return false;
1285 }
1286
1287 /* Waits for PGRAPH to go completely idle */
1288 bool nouveau_wait_for_idle(struct drm_device *dev)
1289 {
1290 struct drm_nouveau_private *dev_priv = dev->dev_private;
1291 uint32_t mask = ~0;
1292
1293 if (dev_priv->card_type == NV_40)
1294 mask &= ~NV40_PGRAPH_STATUS_SYNC_STALL;
1295
1296 if (!nv_wait(dev, NV04_PGRAPH_STATUS, mask, 0)) {
1297 NV_ERROR(dev, "PGRAPH idle timed out with status 0x%08x\n",
1298 nv_rd32(dev, NV04_PGRAPH_STATUS));
1299 return false;
1300 }
1301
1302 return true;
1303 }
1304
Linux kernel - Deliverables
This page took 0.085524 seconds and 5 git commands to generate.