projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
drm/nouveau: kick vram functions out into an "engine"
[deliverable/linux.git] / drivers / gpu / drm / nouveau / nouveau_state.c
1 /*
2 * Copyright 2005 Stephane Marchesin
3 * Copyright 2008 Stuart Bennett
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
21 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
22 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
24 */
25
26 #include <linux/swab.h>
27 #include <linux/slab.h>
28 #include "drmP.h"
29 #include "drm.h"
30 #include "drm_sarea.h"
31 #include "drm_crtc_helper.h"
32 #include <linux/vgaarb.h>
33 #include <linux/vga_switcheroo.h>
34
35 #include "nouveau_drv.h"
36 #include "nouveau_drm.h"
37 #include "nouveau_fbcon.h"
38 #include "nouveau_ramht.h"
39 #include "nouveau_pm.h"
40 #include "nv50_display.h"
41
42 static void nouveau_stub_takedown(struct drm_device *dev) {}
43 static int nouveau_stub_init(struct drm_device *dev) { return 0; }
44
45 static int nouveau_init_engine_ptrs(struct drm_device *dev)
46 {
47 struct drm_nouveau_private *dev_priv = dev->dev_private;
48 struct nouveau_engine *engine = &dev_priv->engine;
49
50 switch (dev_priv->chipset & 0xf0) {
51 case 0x00:
52 engine->instmem.init = nv04_instmem_init;
53 engine->instmem.takedown = nv04_instmem_takedown;
54 engine->instmem.suspend = nv04_instmem_suspend;
55 engine->instmem.resume = nv04_instmem_resume;
56 engine->instmem.get = nv04_instmem_get;
57 engine->instmem.put = nv04_instmem_put;
58 engine->instmem.map = nv04_instmem_map;
59 engine->instmem.unmap = nv04_instmem_unmap;
60 engine->instmem.flush = nv04_instmem_flush;
61 engine->mc.init = nv04_mc_init;
62 engine->mc.takedown = nv04_mc_takedown;
63 engine->timer.init = nv04_timer_init;
64 engine->timer.read = nv04_timer_read;
65 engine->timer.takedown = nv04_timer_takedown;
66 engine->fb.init = nv04_fb_init;
67 engine->fb.takedown = nv04_fb_takedown;
68 engine->graph.init = nv04_graph_init;
69 engine->graph.takedown = nv04_graph_takedown;
70 engine->graph.fifo_access = nv04_graph_fifo_access;
71 engine->graph.channel = nv04_graph_channel;
72 engine->graph.create_context = nv04_graph_create_context;
73 engine->graph.destroy_context = nv04_graph_destroy_context;
74 engine->graph.load_context = nv04_graph_load_context;
75 engine->graph.unload_context = nv04_graph_unload_context;
76 engine->fifo.channels = 16;
77 engine->fifo.init = nv04_fifo_init;
78 engine->fifo.takedown = nv04_fifo_fini;
79 engine->fifo.disable = nv04_fifo_disable;
80 engine->fifo.enable = nv04_fifo_enable;
81 engine->fifo.reassign = nv04_fifo_reassign;
82 engine->fifo.cache_pull = nv04_fifo_cache_pull;
83 engine->fifo.channel_id = nv04_fifo_channel_id;
84 engine->fifo.create_context = nv04_fifo_create_context;
85 engine->fifo.destroy_context = nv04_fifo_destroy_context;
86 engine->fifo.load_context = nv04_fifo_load_context;
87 engine->fifo.unload_context = nv04_fifo_unload_context;
88 engine->display.early_init = nv04_display_early_init;
89 engine->display.late_takedown = nv04_display_late_takedown;
90 engine->display.create = nv04_display_create;
91 engine->display.init = nv04_display_init;
92 engine->display.destroy = nv04_display_destroy;
93 engine->gpio.init = nouveau_stub_init;
94 engine->gpio.takedown = nouveau_stub_takedown;
95 engine->gpio.get = NULL;
96 engine->gpio.set = NULL;
97 engine->gpio.irq_enable = NULL;
98 engine->pm.clock_get = nv04_pm_clock_get;
99 engine->pm.clock_pre = nv04_pm_clock_pre;
100 engine->pm.clock_set = nv04_pm_clock_set;
101 engine->crypt.init = nouveau_stub_init;
102 engine->crypt.takedown = nouveau_stub_takedown;
103 engine->vram.init = nouveau_mem_detect;
104 engine->vram.flags_valid = nouveau_mem_flags_valid;
105 break;
106 case 0x10:
107 engine->instmem.init = nv04_instmem_init;
108 engine->instmem.takedown = nv04_instmem_takedown;
109 engine->instmem.suspend = nv04_instmem_suspend;
110 engine->instmem.resume = nv04_instmem_resume;
111 engine->instmem.get = nv04_instmem_get;
112 engine->instmem.put = nv04_instmem_put;
113 engine->instmem.map = nv04_instmem_map;
114 engine->instmem.unmap = nv04_instmem_unmap;
115 engine->instmem.flush = nv04_instmem_flush;
116 engine->mc.init = nv04_mc_init;
117 engine->mc.takedown = nv04_mc_takedown;
118 engine->timer.init = nv04_timer_init;
119 engine->timer.read = nv04_timer_read;
120 engine->timer.takedown = nv04_timer_takedown;
121 engine->fb.init = nv10_fb_init;
122 engine->fb.takedown = nv10_fb_takedown;
123 engine->fb.init_tile_region = nv10_fb_init_tile_region;
124 engine->fb.set_tile_region = nv10_fb_set_tile_region;
125 engine->fb.free_tile_region = nv10_fb_free_tile_region;
126 engine->graph.init = nv10_graph_init;
127 engine->graph.takedown = nv10_graph_takedown;
128 engine->graph.channel = nv10_graph_channel;
129 engine->graph.create_context = nv10_graph_create_context;
130 engine->graph.destroy_context = nv10_graph_destroy_context;
131 engine->graph.fifo_access = nv04_graph_fifo_access;
132 engine->graph.load_context = nv10_graph_load_context;
133 engine->graph.unload_context = nv10_graph_unload_context;
134 engine->graph.set_tile_region = nv10_graph_set_tile_region;
135 engine->fifo.channels = 32;
136 engine->fifo.init = nv10_fifo_init;
137 engine->fifo.takedown = nv04_fifo_fini;
138 engine->fifo.disable = nv04_fifo_disable;
139 engine->fifo.enable = nv04_fifo_enable;
140 engine->fifo.reassign = nv04_fifo_reassign;
141 engine->fifo.cache_pull = nv04_fifo_cache_pull;
142 engine->fifo.channel_id = nv10_fifo_channel_id;
143 engine->fifo.create_context = nv10_fifo_create_context;
144 engine->fifo.destroy_context = nv04_fifo_destroy_context;
145 engine->fifo.load_context = nv10_fifo_load_context;
146 engine->fifo.unload_context = nv10_fifo_unload_context;
147 engine->display.early_init = nv04_display_early_init;
148 engine->display.late_takedown = nv04_display_late_takedown;
149 engine->display.create = nv04_display_create;
150 engine->display.init = nv04_display_init;
151 engine->display.destroy = nv04_display_destroy;
152 engine->gpio.init = nouveau_stub_init;
153 engine->gpio.takedown = nouveau_stub_takedown;
154 engine->gpio.get = nv10_gpio_get;
155 engine->gpio.set = nv10_gpio_set;
156 engine->gpio.irq_enable = NULL;
157 engine->pm.clock_get = nv04_pm_clock_get;
158 engine->pm.clock_pre = nv04_pm_clock_pre;
159 engine->pm.clock_set = nv04_pm_clock_set;
160 engine->crypt.init = nouveau_stub_init;
161 engine->crypt.takedown = nouveau_stub_takedown;
162 engine->vram.init = nouveau_mem_detect;
163 engine->vram.flags_valid = nouveau_mem_flags_valid;
164 break;
165 case 0x20:
166 engine->instmem.init = nv04_instmem_init;
167 engine->instmem.takedown = nv04_instmem_takedown;
168 engine->instmem.suspend = nv04_instmem_suspend;
169 engine->instmem.resume = nv04_instmem_resume;
170 engine->instmem.get = nv04_instmem_get;
171 engine->instmem.put = nv04_instmem_put;
172 engine->instmem.map = nv04_instmem_map;
173 engine->instmem.unmap = nv04_instmem_unmap;
174 engine->instmem.flush = nv04_instmem_flush;
175 engine->mc.init = nv04_mc_init;
176 engine->mc.takedown = nv04_mc_takedown;
177 engine->timer.init = nv04_timer_init;
178 engine->timer.read = nv04_timer_read;
179 engine->timer.takedown = nv04_timer_takedown;
180 engine->fb.init = nv10_fb_init;
181 engine->fb.takedown = nv10_fb_takedown;
182 engine->fb.init_tile_region = nv10_fb_init_tile_region;
183 engine->fb.set_tile_region = nv10_fb_set_tile_region;
184 engine->fb.free_tile_region = nv10_fb_free_tile_region;
185 engine->graph.init = nv20_graph_init;
186 engine->graph.takedown = nv20_graph_takedown;
187 engine->graph.channel = nv10_graph_channel;
188 engine->graph.create_context = nv20_graph_create_context;
189 engine->graph.destroy_context = nv20_graph_destroy_context;
190 engine->graph.fifo_access = nv04_graph_fifo_access;
191 engine->graph.load_context = nv20_graph_load_context;
192 engine->graph.unload_context = nv20_graph_unload_context;
193 engine->graph.set_tile_region = nv20_graph_set_tile_region;
194 engine->fifo.channels = 32;
195 engine->fifo.init = nv10_fifo_init;
196 engine->fifo.takedown = nv04_fifo_fini;
197 engine->fifo.disable = nv04_fifo_disable;
198 engine->fifo.enable = nv04_fifo_enable;
199 engine->fifo.reassign = nv04_fifo_reassign;
200 engine->fifo.cache_pull = nv04_fifo_cache_pull;
201 engine->fifo.channel_id = nv10_fifo_channel_id;
202 engine->fifo.create_context = nv10_fifo_create_context;
203 engine->fifo.destroy_context = nv04_fifo_destroy_context;
204 engine->fifo.load_context = nv10_fifo_load_context;
205 engine->fifo.unload_context = nv10_fifo_unload_context;
206 engine->display.early_init = nv04_display_early_init;
207 engine->display.late_takedown = nv04_display_late_takedown;
208 engine->display.create = nv04_display_create;
209 engine->display.init = nv04_display_init;
210 engine->display.destroy = nv04_display_destroy;
211 engine->gpio.init = nouveau_stub_init;
212 engine->gpio.takedown = nouveau_stub_takedown;
213 engine->gpio.get = nv10_gpio_get;
214 engine->gpio.set = nv10_gpio_set;
215 engine->gpio.irq_enable = NULL;
216 engine->pm.clock_get = nv04_pm_clock_get;
217 engine->pm.clock_pre = nv04_pm_clock_pre;
218 engine->pm.clock_set = nv04_pm_clock_set;
219 engine->crypt.init = nouveau_stub_init;
220 engine->crypt.takedown = nouveau_stub_takedown;
221 engine->vram.init = nouveau_mem_detect;
222 engine->vram.flags_valid = nouveau_mem_flags_valid;
223 break;
224 case 0x30:
225 engine->instmem.init = nv04_instmem_init;
226 engine->instmem.takedown = nv04_instmem_takedown;
227 engine->instmem.suspend = nv04_instmem_suspend;
228 engine->instmem.resume = nv04_instmem_resume;
229 engine->instmem.get = nv04_instmem_get;
230 engine->instmem.put = nv04_instmem_put;
231 engine->instmem.map = nv04_instmem_map;
232 engine->instmem.unmap = nv04_instmem_unmap;
233 engine->instmem.flush = nv04_instmem_flush;
234 engine->mc.init = nv04_mc_init;
235 engine->mc.takedown = nv04_mc_takedown;
236 engine->timer.init = nv04_timer_init;
237 engine->timer.read = nv04_timer_read;
238 engine->timer.takedown = nv04_timer_takedown;
239 engine->fb.init = nv30_fb_init;
240 engine->fb.takedown = nv30_fb_takedown;
241 engine->fb.init_tile_region = nv30_fb_init_tile_region;
242 engine->fb.set_tile_region = nv10_fb_set_tile_region;
243 engine->fb.free_tile_region = nv30_fb_free_tile_region;
244 engine->graph.init = nv30_graph_init;
245 engine->graph.takedown = nv20_graph_takedown;
246 engine->graph.fifo_access = nv04_graph_fifo_access;
247 engine->graph.channel = nv10_graph_channel;
248 engine->graph.create_context = nv20_graph_create_context;
249 engine->graph.destroy_context = nv20_graph_destroy_context;
250 engine->graph.load_context = nv20_graph_load_context;
251 engine->graph.unload_context = nv20_graph_unload_context;
252 engine->graph.set_tile_region = nv20_graph_set_tile_region;
253 engine->fifo.channels = 32;
254 engine->fifo.init = nv10_fifo_init;
255 engine->fifo.takedown = nv04_fifo_fini;
256 engine->fifo.disable = nv04_fifo_disable;
257 engine->fifo.enable = nv04_fifo_enable;
258 engine->fifo.reassign = nv04_fifo_reassign;
259 engine->fifo.cache_pull = nv04_fifo_cache_pull;
260 engine->fifo.channel_id = nv10_fifo_channel_id;
261 engine->fifo.create_context = nv10_fifo_create_context;
262 engine->fifo.destroy_context = nv04_fifo_destroy_context;
263 engine->fifo.load_context = nv10_fifo_load_context;
264 engine->fifo.unload_context = nv10_fifo_unload_context;
265 engine->display.early_init = nv04_display_early_init;
266 engine->display.late_takedown = nv04_display_late_takedown;
267 engine->display.create = nv04_display_create;
268 engine->display.init = nv04_display_init;
269 engine->display.destroy = nv04_display_destroy;
270 engine->gpio.init = nouveau_stub_init;
271 engine->gpio.takedown = nouveau_stub_takedown;
272 engine->gpio.get = nv10_gpio_get;
273 engine->gpio.set = nv10_gpio_set;
274 engine->gpio.irq_enable = NULL;
275 engine->pm.clock_get = nv04_pm_clock_get;
276 engine->pm.clock_pre = nv04_pm_clock_pre;
277 engine->pm.clock_set = nv04_pm_clock_set;
278 engine->pm.voltage_get = nouveau_voltage_gpio_get;
279 engine->pm.voltage_set = nouveau_voltage_gpio_set;
280 engine->crypt.init = nouveau_stub_init;
281 engine->crypt.takedown = nouveau_stub_takedown;
282 engine->vram.init = nouveau_mem_detect;
283 engine->vram.flags_valid = nouveau_mem_flags_valid;
284 break;
285 case 0x40:
286 case 0x60:
287 engine->instmem.init = nv04_instmem_init;
288 engine->instmem.takedown = nv04_instmem_takedown;
289 engine->instmem.suspend = nv04_instmem_suspend;
290 engine->instmem.resume = nv04_instmem_resume;
291 engine->instmem.get = nv04_instmem_get;
292 engine->instmem.put = nv04_instmem_put;
293 engine->instmem.map = nv04_instmem_map;
294 engine->instmem.unmap = nv04_instmem_unmap;
295 engine->instmem.flush = nv04_instmem_flush;
296 engine->mc.init = nv40_mc_init;
297 engine->mc.takedown = nv40_mc_takedown;
298 engine->timer.init = nv04_timer_init;
299 engine->timer.read = nv04_timer_read;
300 engine->timer.takedown = nv04_timer_takedown;
301 engine->fb.init = nv40_fb_init;
302 engine->fb.takedown = nv40_fb_takedown;
303 engine->fb.init_tile_region = nv30_fb_init_tile_region;
304 engine->fb.set_tile_region = nv40_fb_set_tile_region;
305 engine->fb.free_tile_region = nv30_fb_free_tile_region;
306 engine->graph.init = nv40_graph_init;
307 engine->graph.takedown = nv40_graph_takedown;
308 engine->graph.fifo_access = nv04_graph_fifo_access;
309 engine->graph.channel = nv40_graph_channel;
310 engine->graph.create_context = nv40_graph_create_context;
311 engine->graph.destroy_context = nv40_graph_destroy_context;
312 engine->graph.load_context = nv40_graph_load_context;
313 engine->graph.unload_context = nv40_graph_unload_context;
314 engine->graph.set_tile_region = nv40_graph_set_tile_region;
315 engine->fifo.channels = 32;
316 engine->fifo.init = nv40_fifo_init;
317 engine->fifo.takedown = nv04_fifo_fini;
318 engine->fifo.disable = nv04_fifo_disable;
319 engine->fifo.enable = nv04_fifo_enable;
320 engine->fifo.reassign = nv04_fifo_reassign;
321 engine->fifo.cache_pull = nv04_fifo_cache_pull;
322 engine->fifo.channel_id = nv10_fifo_channel_id;
323 engine->fifo.create_context = nv40_fifo_create_context;
324 engine->fifo.destroy_context = nv04_fifo_destroy_context;
325 engine->fifo.load_context = nv40_fifo_load_context;
326 engine->fifo.unload_context = nv40_fifo_unload_context;
327 engine->display.early_init = nv04_display_early_init;
328 engine->display.late_takedown = nv04_display_late_takedown;
329 engine->display.create = nv04_display_create;
330 engine->display.init = nv04_display_init;
331 engine->display.destroy = nv04_display_destroy;
332 engine->gpio.init = nouveau_stub_init;
333 engine->gpio.takedown = nouveau_stub_takedown;
334 engine->gpio.get = nv10_gpio_get;
335 engine->gpio.set = nv10_gpio_set;
336 engine->gpio.irq_enable = NULL;
337 engine->pm.clock_get = nv04_pm_clock_get;
338 engine->pm.clock_pre = nv04_pm_clock_pre;
339 engine->pm.clock_set = nv04_pm_clock_set;
340 engine->pm.voltage_get = nouveau_voltage_gpio_get;
341 engine->pm.voltage_set = nouveau_voltage_gpio_set;
342 engine->pm.temp_get = nv40_temp_get;
343 engine->crypt.init = nouveau_stub_init;
344 engine->crypt.takedown = nouveau_stub_takedown;
345 engine->vram.init = nouveau_mem_detect;
346 engine->vram.flags_valid = nouveau_mem_flags_valid;
347 break;
348 case 0x50:
349 case 0x80: /* gotta love NVIDIA's consistency.. */
350 case 0x90:
351 case 0xA0:
352 engine->instmem.init = nv50_instmem_init;
353 engine->instmem.takedown = nv50_instmem_takedown;
354 engine->instmem.suspend = nv50_instmem_suspend;
355 engine->instmem.resume = nv50_instmem_resume;
356 engine->instmem.get = nv50_instmem_get;
357 engine->instmem.put = nv50_instmem_put;
358 engine->instmem.map = nv50_instmem_map;
359 engine->instmem.unmap = nv50_instmem_unmap;
360 if (dev_priv->chipset == 0x50)
361 engine->instmem.flush = nv50_instmem_flush;
362 else
363 engine->instmem.flush = nv84_instmem_flush;
364 engine->mc.init = nv50_mc_init;
365 engine->mc.takedown = nv50_mc_takedown;
366 engine->timer.init = nv04_timer_init;
367 engine->timer.read = nv04_timer_read;
368 engine->timer.takedown = nv04_timer_takedown;
369 engine->fb.init = nv50_fb_init;
370 engine->fb.takedown = nv50_fb_takedown;
371 engine->graph.init = nv50_graph_init;
372 engine->graph.takedown = nv50_graph_takedown;
373 engine->graph.fifo_access = nv50_graph_fifo_access;
374 engine->graph.channel = nv50_graph_channel;
375 engine->graph.create_context = nv50_graph_create_context;
376 engine->graph.destroy_context = nv50_graph_destroy_context;
377 engine->graph.load_context = nv50_graph_load_context;
378 engine->graph.unload_context = nv50_graph_unload_context;
379 if (dev_priv->chipset != 0x86)
380 engine->graph.tlb_flush = nv50_graph_tlb_flush;
381 else {
382 /* from what i can see nvidia do this on every
383 * pre-NVA3 board except NVAC, but, we've only
384 * ever seen problems on NV86
385 */
386 engine->graph.tlb_flush = nv86_graph_tlb_flush;
387 }
388 engine->fifo.channels = 128;
389 engine->fifo.init = nv50_fifo_init;
390 engine->fifo.takedown = nv50_fifo_takedown;
391 engine->fifo.disable = nv04_fifo_disable;
392 engine->fifo.enable = nv04_fifo_enable;
393 engine->fifo.reassign = nv04_fifo_reassign;
394 engine->fifo.channel_id = nv50_fifo_channel_id;
395 engine->fifo.create_context = nv50_fifo_create_context;
396 engine->fifo.destroy_context = nv50_fifo_destroy_context;
397 engine->fifo.load_context = nv50_fifo_load_context;
398 engine->fifo.unload_context = nv50_fifo_unload_context;
399 engine->fifo.tlb_flush = nv50_fifo_tlb_flush;
400 engine->display.early_init = nv50_display_early_init;
401 engine->display.late_takedown = nv50_display_late_takedown;
402 engine->display.create = nv50_display_create;
403 engine->display.init = nv50_display_init;
404 engine->display.destroy = nv50_display_destroy;
405 engine->gpio.init = nv50_gpio_init;
406 engine->gpio.takedown = nv50_gpio_fini;
407 engine->gpio.get = nv50_gpio_get;
408 engine->gpio.set = nv50_gpio_set;
409 engine->gpio.irq_register = nv50_gpio_irq_register;
410 engine->gpio.irq_unregister = nv50_gpio_irq_unregister;
411 engine->gpio.irq_enable = nv50_gpio_irq_enable;
412 switch (dev_priv->chipset) {
413 case 0x84:
414 case 0x86:
415 case 0x92:
416 case 0x94:
417 case 0x96:
418 case 0x98:
419 case 0xa0:
420 case 0xaa:
421 case 0xac:
422 case 0x50:
423 engine->pm.clock_get = nv50_pm_clock_get;
424 engine->pm.clock_pre = nv50_pm_clock_pre;
425 engine->pm.clock_set = nv50_pm_clock_set;
426 break;
427 default:
428 engine->pm.clock_get = nva3_pm_clock_get;
429 engine->pm.clock_pre = nva3_pm_clock_pre;
430 engine->pm.clock_set = nva3_pm_clock_set;
431 break;
432 }
433 engine->pm.voltage_get = nouveau_voltage_gpio_get;
434 engine->pm.voltage_set = nouveau_voltage_gpio_set;
435 if (dev_priv->chipset >= 0x84)
436 engine->pm.temp_get = nv84_temp_get;
437 else
438 engine->pm.temp_get = nv40_temp_get;
439 switch (dev_priv->chipset) {
440 case 0x84:
441 case 0x86:
442 case 0x92:
443 case 0x94:
444 case 0x96:
445 case 0xa0:
446 engine->crypt.init = nv84_crypt_init;
447 engine->crypt.takedown = nv84_crypt_fini;
448 engine->crypt.create_context = nv84_crypt_create_context;
449 engine->crypt.destroy_context = nv84_crypt_destroy_context;
450 engine->crypt.tlb_flush = nv84_crypt_tlb_flush;
451 break;
452 default:
453 engine->crypt.init = nouveau_stub_init;
454 engine->crypt.takedown = nouveau_stub_takedown;
455 break;
456 }
457 engine->vram.init = nv50_vram_init;
458 engine->vram.get = nv50_vram_new;
459 engine->vram.put = nv50_vram_del;
460 engine->vram.flags_valid = nv50_vram_flags_valid;
461 break;
462 case 0xC0:
463 engine->instmem.init = nvc0_instmem_init;
464 engine->instmem.takedown = nvc0_instmem_takedown;
465 engine->instmem.suspend = nvc0_instmem_suspend;
466 engine->instmem.resume = nvc0_instmem_resume;
467 engine->instmem.get = nvc0_instmem_get;
468 engine->instmem.put = nvc0_instmem_put;
469 engine->instmem.map = nvc0_instmem_map;
470 engine->instmem.unmap = nvc0_instmem_unmap;
471 engine->instmem.flush = nvc0_instmem_flush;
472 engine->mc.init = nv50_mc_init;
473 engine->mc.takedown = nv50_mc_takedown;
474 engine->timer.init = nv04_timer_init;
475 engine->timer.read = nv04_timer_read;
476 engine->timer.takedown = nv04_timer_takedown;
477 engine->fb.init = nvc0_fb_init;
478 engine->fb.takedown = nvc0_fb_takedown;
479 engine->graph.init = nvc0_graph_init;
480 engine->graph.takedown = nvc0_graph_takedown;
481 engine->graph.fifo_access = nvc0_graph_fifo_access;
482 engine->graph.channel = nvc0_graph_channel;
483 engine->graph.create_context = nvc0_graph_create_context;
484 engine->graph.destroy_context = nvc0_graph_destroy_context;
485 engine->graph.load_context = nvc0_graph_load_context;
486 engine->graph.unload_context = nvc0_graph_unload_context;
487 engine->fifo.channels = 128;
488 engine->fifo.init = nvc0_fifo_init;
489 engine->fifo.takedown = nvc0_fifo_takedown;
490 engine->fifo.disable = nvc0_fifo_disable;
491 engine->fifo.enable = nvc0_fifo_enable;
492 engine->fifo.reassign = nvc0_fifo_reassign;
493 engine->fifo.channel_id = nvc0_fifo_channel_id;
494 engine->fifo.create_context = nvc0_fifo_create_context;
495 engine->fifo.destroy_context = nvc0_fifo_destroy_context;
496 engine->fifo.load_context = nvc0_fifo_load_context;
497 engine->fifo.unload_context = nvc0_fifo_unload_context;
498 engine->display.early_init = nv50_display_early_init;
499 engine->display.late_takedown = nv50_display_late_takedown;
500 engine->display.create = nv50_display_create;
501 engine->display.init = nv50_display_init;
502 engine->display.destroy = nv50_display_destroy;
503 engine->gpio.init = nv50_gpio_init;
504 engine->gpio.takedown = nouveau_stub_takedown;
505 engine->gpio.get = nv50_gpio_get;
506 engine->gpio.set = nv50_gpio_set;
507 engine->gpio.irq_register = nv50_gpio_irq_register;
508 engine->gpio.irq_unregister = nv50_gpio_irq_unregister;
509 engine->gpio.irq_enable = nv50_gpio_irq_enable;
510 engine->crypt.init = nouveau_stub_init;
511 engine->crypt.takedown = nouveau_stub_takedown;
512 engine->vram.init = nouveau_mem_detect;
513 engine->vram.flags_valid = nouveau_mem_flags_valid;
514 break;
515 default:
516 NV_ERROR(dev, "NV%02x unsupported\n", dev_priv->chipset);
517 return 1;
518 }
519
520 return 0;
521 }
522
523 static unsigned int
524 nouveau_vga_set_decode(void *priv, bool state)
525 {
526 struct drm_device *dev = priv;
527 struct drm_nouveau_private *dev_priv = dev->dev_private;
528
529 if (dev_priv->chipset >= 0x40)
530 nv_wr32(dev, 0x88054, state);
531 else
532 nv_wr32(dev, 0x1854, state);
533
534 if (state)
535 return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
536 VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
537 else
538 return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
539 }
540
541 static int
542 nouveau_card_init_channel(struct drm_device *dev)
543 {
544 struct drm_nouveau_private *dev_priv = dev->dev_private;
545 struct nouveau_gpuobj *gpuobj = NULL;
546 int ret;
547
548 ret = nouveau_channel_alloc(dev, &dev_priv->channel,
549 (struct drm_file *)-2, NvDmaFB, NvDmaTT);
550 if (ret)
551 return ret;
552
553 ret = nouveau_gpuobj_dma_new(dev_priv->channel, NV_CLASS_DMA_IN_MEMORY,
554 0, dev_priv->vram_size,
555 NV_MEM_ACCESS_RW, NV_MEM_TARGET_VRAM,
556 &gpuobj);
557 if (ret)
558 goto out_err;
559
560 ret = nouveau_ramht_insert(dev_priv->channel, NvDmaVRAM, gpuobj);
561 nouveau_gpuobj_ref(NULL, &gpuobj);
562 if (ret)
563 goto out_err;
564
565 ret = nouveau_gpuobj_dma_new(dev_priv->channel, NV_CLASS_DMA_IN_MEMORY,
566 0, dev_priv->gart_info.aper_size,
567 NV_MEM_ACCESS_RW, NV_MEM_TARGET_GART,
568 &gpuobj);
569 if (ret)
570 goto out_err;
571
572 ret = nouveau_ramht_insert(dev_priv->channel, NvDmaGART, gpuobj);
573 nouveau_gpuobj_ref(NULL, &gpuobj);
574 if (ret)
575 goto out_err;
576
577 mutex_unlock(&dev_priv->channel->mutex);
578 return 0;
579
580 out_err:
581 nouveau_channel_put(&dev_priv->channel);
582 return ret;
583 }
584
585 static void nouveau_switcheroo_set_state(struct pci_dev *pdev,
586 enum vga_switcheroo_state state)
587 {
588 struct drm_device *dev = pci_get_drvdata(pdev);
589 pm_message_t pmm = { .event = PM_EVENT_SUSPEND };
590 if (state == VGA_SWITCHEROO_ON) {
591 printk(KERN_ERR "VGA switcheroo: switched nouveau on\n");
592 nouveau_pci_resume(pdev);
593 drm_kms_helper_poll_enable(dev);
594 } else {
595 printk(KERN_ERR "VGA switcheroo: switched nouveau off\n");
596 drm_kms_helper_poll_disable(dev);
597 nouveau_pci_suspend(pdev, pmm);
598 }
599 }
600
601 static bool nouveau_switcheroo_can_switch(struct pci_dev *pdev)
602 {
603 struct drm_device *dev = pci_get_drvdata(pdev);
604 bool can_switch;
605
606 spin_lock(&dev->count_lock);
607 can_switch = (dev->open_count == 0);
608 spin_unlock(&dev->count_lock);
609 return can_switch;
610 }
611
612 int
613 nouveau_card_init(struct drm_device *dev)
614 {
615 struct drm_nouveau_private *dev_priv = dev->dev_private;
616 struct nouveau_engine *engine;
617 int ret;
618
619 vga_client_register(dev->pdev, dev, NULL, nouveau_vga_set_decode);
620 vga_switcheroo_register_client(dev->pdev, nouveau_switcheroo_set_state,
621 nouveau_switcheroo_can_switch);
622
623 /* Initialise internal driver API hooks */
624 ret = nouveau_init_engine_ptrs(dev);
625 if (ret)
626 goto out;
627 engine = &dev_priv->engine;
628 spin_lock_init(&dev_priv->channels.lock);
629 spin_lock_init(&dev_priv->tile.lock);
630 spin_lock_init(&dev_priv->context_switch_lock);
631
632 /* Make the CRTCs and I2C buses accessible */
633 ret = engine->display.early_init(dev);
634 if (ret)
635 goto out;
636
637 /* Parse BIOS tables / Run init tables if card not POSTed */
638 ret = nouveau_bios_init(dev);
639 if (ret)
640 goto out_display_early;
641
642 nouveau_pm_init(dev);
643
644 ret = nouveau_mem_vram_init(dev);
645 if (ret)
646 goto out_bios;
647
648 ret = nouveau_gpuobj_init(dev);
649 if (ret)
650 goto out_vram;
651
652 ret = engine->instmem.init(dev);
653 if (ret)
654 goto out_gpuobj;
655
656 ret = nouveau_mem_gart_init(dev);
657 if (ret)
658 goto out_instmem;
659
660 /* PMC */
661 ret = engine->mc.init(dev);
662 if (ret)
663 goto out_gart;
664
665 /* PGPIO */
666 ret = engine->gpio.init(dev);
667 if (ret)
668 goto out_mc;
669
670 /* PTIMER */
671 ret = engine->timer.init(dev);
672 if (ret)
673 goto out_gpio;
674
675 /* PFB */
676 ret = engine->fb.init(dev);
677 if (ret)
678 goto out_timer;
679
680 if (nouveau_noaccel)
681 engine->graph.accel_blocked = true;
682 else {
683 /* PGRAPH */
684 ret = engine->graph.init(dev);
685 if (ret)
686 goto out_fb;
687
688 /* PCRYPT */
689 ret = engine->crypt.init(dev);
690 if (ret)
691 goto out_graph;
692
693 /* PFIFO */
694 ret = engine->fifo.init(dev);
695 if (ret)
696 goto out_crypt;
697 }
698
699 ret = engine->display.create(dev);
700 if (ret)
701 goto out_fifo;
702
703 ret = drm_vblank_init(dev, nv_two_heads(dev) ? 2 : 1);
704 if (ret)
705 goto out_vblank;
706
707 ret = nouveau_irq_init(dev);
708 if (ret)
709 goto out_vblank;
710
711 /* what about PVIDEO/PCRTC/PRAMDAC etc? */
712
713 if (!engine->graph.accel_blocked) {
714 ret = nouveau_fence_init(dev);
715 if (ret)
716 goto out_irq;
717
718 ret = nouveau_card_init_channel(dev);
719 if (ret)
720 goto out_fence;
721 }
722
723 ret = nouveau_backlight_init(dev);
724 if (ret)
725 NV_ERROR(dev, "Error %d registering backlight\n", ret);
726
727 nouveau_fbcon_init(dev);
728 drm_kms_helper_poll_init(dev);
729 return 0;
730
731 out_fence:
732 nouveau_fence_fini(dev);
733 out_irq:
734 nouveau_irq_fini(dev);
735 out_vblank:
736 drm_vblank_cleanup(dev);
737 engine->display.destroy(dev);
738 out_fifo:
739 if (!nouveau_noaccel)
740 engine->fifo.takedown(dev);
741 out_crypt:
742 if (!nouveau_noaccel)
743 engine->crypt.takedown(dev);
744 out_graph:
745 if (!nouveau_noaccel)
746 engine->graph.takedown(dev);
747 out_fb:
748 engine->fb.takedown(dev);
749 out_timer:
750 engine->timer.takedown(dev);
751 out_gpio:
752 engine->gpio.takedown(dev);
753 out_mc:
754 engine->mc.takedown(dev);
755 out_gart:
756 nouveau_mem_gart_fini(dev);
757 out_instmem:
758 engine->instmem.takedown(dev);
759 out_gpuobj:
760 nouveau_gpuobj_takedown(dev);
761 out_vram:
762 nouveau_mem_vram_fini(dev);
763 out_bios:
764 nouveau_pm_fini(dev);
765 nouveau_bios_takedown(dev);
766 out_display_early:
767 engine->display.late_takedown(dev);
768 out:
769 vga_client_register(dev->pdev, NULL, NULL, NULL);
770 return ret;
771 }
772
773 static void nouveau_card_takedown(struct drm_device *dev)
774 {
775 struct drm_nouveau_private *dev_priv = dev->dev_private;
776 struct nouveau_engine *engine = &dev_priv->engine;
777
778 nouveau_backlight_exit(dev);
779
780 if (!engine->graph.accel_blocked) {
781 nouveau_fence_fini(dev);
782 nouveau_channel_put_unlocked(&dev_priv->channel);
783 }
784
785 if (!nouveau_noaccel) {
786 engine->fifo.takedown(dev);
787 engine->crypt.takedown(dev);
788 engine->graph.takedown(dev);
789 }
790 engine->fb.takedown(dev);
791 engine->timer.takedown(dev);
792 engine->gpio.takedown(dev);
793 engine->mc.takedown(dev);
794 engine->display.late_takedown(dev);
795
796 mutex_lock(&dev->struct_mutex);
797 ttm_bo_clean_mm(&dev_priv->ttm.bdev, TTM_PL_VRAM);
798 ttm_bo_clean_mm(&dev_priv->ttm.bdev, TTM_PL_TT);
799 mutex_unlock(&dev->struct_mutex);
800 nouveau_mem_gart_fini(dev);
801
802 engine->instmem.takedown(dev);
803 nouveau_gpuobj_takedown(dev);
804 nouveau_mem_vram_fini(dev);
805
806 nouveau_irq_fini(dev);
807 drm_vblank_cleanup(dev);
808
809 nouveau_pm_fini(dev);
810 nouveau_bios_takedown(dev);
811
812 vga_client_register(dev->pdev, NULL, NULL, NULL);
813 }
814
815 /* here a client dies, release the stuff that was allocated for its
816 * file_priv */
817 void nouveau_preclose(struct drm_device *dev, struct drm_file *file_priv)
818 {
819 nouveau_channel_cleanup(dev, file_priv);
820 }
821
822 /* first module load, setup the mmio/fb mapping */
823 /* KMS: we need mmio at load time, not when the first drm client opens. */
824 int nouveau_firstopen(struct drm_device *dev)
825 {
826 return 0;
827 }
828
829 /* if we have an OF card, copy vbios to RAMIN */
830 static void nouveau_OF_copy_vbios_to_ramin(struct drm_device *dev)
831 {
832 #if defined(__powerpc__)
833 int size, i;
834 const uint32_t *bios;
835 struct device_node *dn = pci_device_to_OF_node(dev->pdev);
836 if (!dn) {
837 NV_INFO(dev, "Unable to get the OF node\n");
838 return;
839 }
840
841 bios = of_get_property(dn, "NVDA,BMP", &size);
842 if (bios) {
843 for (i = 0; i < size; i += 4)
844 nv_wi32(dev, i, bios[i/4]);
845 NV_INFO(dev, "OF bios successfully copied (%d bytes)\n", size);
846 } else {
847 NV_INFO(dev, "Unable to get the OF bios\n");
848 }
849 #endif
850 }
851
852 static struct apertures_struct *nouveau_get_apertures(struct drm_device *dev)
853 {
854 struct pci_dev *pdev = dev->pdev;
855 struct apertures_struct *aper = alloc_apertures(3);
856 if (!aper)
857 return NULL;
858
859 aper->ranges[0].base = pci_resource_start(pdev, 1);
860 aper->ranges[0].size = pci_resource_len(pdev, 1);
861 aper->count = 1;
862
863 if (pci_resource_len(pdev, 2)) {
864 aper->ranges[aper->count].base = pci_resource_start(pdev, 2);
865 aper->ranges[aper->count].size = pci_resource_len(pdev, 2);
866 aper->count++;
867 }
868
869 if (pci_resource_len(pdev, 3)) {
870 aper->ranges[aper->count].base = pci_resource_start(pdev, 3);
871 aper->ranges[aper->count].size = pci_resource_len(pdev, 3);
872 aper->count++;
873 }
874
875 return aper;
876 }
877
878 static int nouveau_remove_conflicting_drivers(struct drm_device *dev)
879 {
880 struct drm_nouveau_private *dev_priv = dev->dev_private;
881 bool primary = false;
882 dev_priv->apertures = nouveau_get_apertures(dev);
883 if (!dev_priv->apertures)
884 return -ENOMEM;
885
886 #ifdef CONFIG_X86
887 primary = dev->pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
888 #endif
889
890 remove_conflicting_framebuffers(dev_priv->apertures, "nouveaufb", primary);
891 return 0;
892 }
893
894 int nouveau_load(struct drm_device *dev, unsigned long flags)
895 {
896 struct drm_nouveau_private *dev_priv;
897 uint32_t reg0;
898 resource_size_t mmio_start_offs;
899 int ret;
900
901 dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL);
902 if (!dev_priv) {
903 ret = -ENOMEM;
904 goto err_out;
905 }
906 dev->dev_private = dev_priv;
907 dev_priv->dev = dev;
908
909 dev_priv->flags = flags & NOUVEAU_FLAGS;
910
911 NV_DEBUG(dev, "vendor: 0x%X device: 0x%X class: 0x%X\n",
912 dev->pci_vendor, dev->pci_device, dev->pdev->class);
913
914 dev_priv->wq = create_workqueue("nouveau");
915 if (!dev_priv->wq) {
916 ret = -EINVAL;
917 goto err_priv;
918 }
919
920 /* resource 0 is mmio regs */
921 /* resource 1 is linear FB */
922 /* resource 2 is RAMIN (mmio regs + 0x1000000) */
923 /* resource 6 is bios */
924
925 /* map the mmio regs */
926 mmio_start_offs = pci_resource_start(dev->pdev, 0);
927 dev_priv->mmio = ioremap(mmio_start_offs, 0x00800000);
928 if (!dev_priv->mmio) {
929 NV_ERROR(dev, "Unable to initialize the mmio mapping. "
930 "Please report your setup to " DRIVER_EMAIL "\n");
931 ret = -EINVAL;
932 goto err_wq;
933 }
934 NV_DEBUG(dev, "regs mapped ok at 0x%llx\n",
935 (unsigned long long)mmio_start_offs);
936
937 #ifdef __BIG_ENDIAN
938 /* Put the card in BE mode if it's not */
939 if (nv_rd32(dev, NV03_PMC_BOOT_1))
940 nv_wr32(dev, NV03_PMC_BOOT_1, 0x00000001);
941
942 DRM_MEMORYBARRIER();
943 #endif
944
945 /* Time to determine the card architecture */
946 reg0 = nv_rd32(dev, NV03_PMC_BOOT_0);
947
948 /* We're dealing with >=NV10 */
949 if ((reg0 & 0x0f000000) > 0) {
950 /* Bit 27-20 contain the architecture in hex */
951 dev_priv->chipset = (reg0 & 0xff00000) >> 20;
952 /* NV04 or NV05 */
953 } else if ((reg0 & 0xff00fff0) == 0x20004000) {
954 if (reg0 & 0x00f00000)
955 dev_priv->chipset = 0x05;
956 else
957 dev_priv->chipset = 0x04;
958 } else
959 dev_priv->chipset = 0xff;
960
961 switch (dev_priv->chipset & 0xf0) {
962 case 0x00:
963 case 0x10:
964 case 0x20:
965 case 0x30:
966 dev_priv->card_type = dev_priv->chipset & 0xf0;
967 break;
968 case 0x40:
969 case 0x60:
970 dev_priv->card_type = NV_40;
971 break;
972 case 0x50:
973 case 0x80:
974 case 0x90:
975 case 0xa0:
976 dev_priv->card_type = NV_50;
977 break;
978 case 0xc0:
979 dev_priv->card_type = NV_C0;
980 break;
981 default:
982 NV_INFO(dev, "Unsupported chipset 0x%08x\n", reg0);
983 ret = -EINVAL;
984 goto err_mmio;
985 }
986
987 NV_INFO(dev, "Detected an NV%2x generation card (0x%08x)\n",
988 dev_priv->card_type, reg0);
989
990 ret = nouveau_remove_conflicting_drivers(dev);
991 if (ret)
992 goto err_mmio;
993
994 /* Map PRAMIN BAR, or on older cards, the aperture withing BAR0 */
995 if (dev_priv->card_type >= NV_40) {
996 int ramin_bar = 2;
997 if (pci_resource_len(dev->pdev, ramin_bar) == 0)
998 ramin_bar = 3;
999
1000 dev_priv->ramin_size = pci_resource_len(dev->pdev, ramin_bar);
1001 dev_priv->ramin =
1002 ioremap(pci_resource_start(dev->pdev, ramin_bar),
1003 dev_priv->ramin_size);
1004 if (!dev_priv->ramin) {
1005 NV_ERROR(dev, "Failed to PRAMIN BAR");
1006 ret = -ENOMEM;
1007 goto err_mmio;
1008 }
1009 } else {
1010 dev_priv->ramin_size = 1 * 1024 * 1024;
1011 dev_priv->ramin = ioremap(mmio_start_offs + NV_RAMIN,
1012 dev_priv->ramin_size);
1013 if (!dev_priv->ramin) {
1014 NV_ERROR(dev, "Failed to map BAR0 PRAMIN.\n");
1015 ret = -ENOMEM;
1016 goto err_mmio;
1017 }
1018 }
1019
1020 nouveau_OF_copy_vbios_to_ramin(dev);
1021
1022 /* Special flags */
1023 if (dev->pci_device == 0x01a0)
1024 dev_priv->flags |= NV_NFORCE;
1025 else if (dev->pci_device == 0x01f0)
1026 dev_priv->flags |= NV_NFORCE2;
1027
1028 /* For kernel modesetting, init card now and bring up fbcon */
1029 ret = nouveau_card_init(dev);
1030 if (ret)
1031 goto err_ramin;
1032
1033 return 0;
1034
1035 err_ramin:
1036 iounmap(dev_priv->ramin);
1037 err_mmio:
1038 iounmap(dev_priv->mmio);
1039 err_wq:
1040 destroy_workqueue(dev_priv->wq);
1041 err_priv:
1042 kfree(dev_priv);
1043 dev->dev_private = NULL;
1044 err_out:
1045 return ret;
1046 }
1047
1048 void nouveau_lastclose(struct drm_device *dev)
1049 {
1050 }
1051
1052 int nouveau_unload(struct drm_device *dev)
1053 {
1054 struct drm_nouveau_private *dev_priv = dev->dev_private;
1055 struct nouveau_engine *engine = &dev_priv->engine;
1056
1057 drm_kms_helper_poll_fini(dev);
1058 nouveau_fbcon_fini(dev);
1059 engine->display.destroy(dev);
1060 nouveau_card_takedown(dev);
1061
1062 iounmap(dev_priv->mmio);
1063 iounmap(dev_priv->ramin);
1064
1065 kfree(dev_priv);
1066 dev->dev_private = NULL;
1067 return 0;
1068 }
1069
1070 int nouveau_ioctl_getparam(struct drm_device *dev, void *data,
1071 struct drm_file *file_priv)
1072 {
1073 struct drm_nouveau_private *dev_priv = dev->dev_private;
1074 struct drm_nouveau_getparam *getparam = data;
1075
1076 switch (getparam->param) {
1077 case NOUVEAU_GETPARAM_CHIPSET_ID:
1078 getparam->value = dev_priv->chipset;
1079 break;
1080 case NOUVEAU_GETPARAM_PCI_VENDOR:
1081 getparam->value = dev->pci_vendor;
1082 break;
1083 case NOUVEAU_GETPARAM_PCI_DEVICE:
1084 getparam->value = dev->pci_device;
1085 break;
1086 case NOUVEAU_GETPARAM_BUS_TYPE:
1087 if (drm_device_is_agp(dev))
1088 getparam->value = NV_AGP;
1089 else if (drm_device_is_pcie(dev))
1090 getparam->value = NV_PCIE;
1091 else
1092 getparam->value = NV_PCI;
1093 break;
1094 case NOUVEAU_GETPARAM_FB_SIZE:
1095 getparam->value = dev_priv->fb_available_size;
1096 break;
1097 case NOUVEAU_GETPARAM_AGP_SIZE:
1098 getparam->value = dev_priv->gart_info.aper_size;
1099 break;
1100 case NOUVEAU_GETPARAM_VM_VRAM_BASE:
1101 getparam->value = 0; /* deprecated */
1102 break;
1103 case NOUVEAU_GETPARAM_PTIMER_TIME:
1104 getparam->value = dev_priv->engine.timer.read(dev);
1105 break;
1106 case NOUVEAU_GETPARAM_HAS_BO_USAGE:
1107 getparam->value = 1;
1108 break;
1109 case NOUVEAU_GETPARAM_HAS_PAGEFLIP:
1110 getparam->value = (dev_priv->card_type < NV_50);
1111 break;
1112 case NOUVEAU_GETPARAM_GRAPH_UNITS:
1113 /* NV40 and NV50 versions are quite different, but register
1114 * address is the same. User is supposed to know the card
1115 * family anyway... */
1116 if (dev_priv->chipset >= 0x40) {
1117 getparam->value = nv_rd32(dev, NV40_PMC_GRAPH_UNITS);
1118 break;
1119 }
1120 /* FALLTHRU */
1121 default:
1122 NV_DEBUG(dev, "unknown parameter %lld\n", getparam->param);
1123 return -EINVAL;
1124 }
1125
1126 return 0;
1127 }
1128
1129 int
1130 nouveau_ioctl_setparam(struct drm_device *dev, void *data,
1131 struct drm_file *file_priv)
1132 {
1133 struct drm_nouveau_setparam *setparam = data;
1134
1135 switch (setparam->param) {
1136 default:
1137 NV_DEBUG(dev, "unknown parameter %lld\n", setparam->param);
1138 return -EINVAL;
1139 }
1140
1141 return 0;
1142 }
1143
1144 /* Wait until (value(reg) & mask) == val, up until timeout has hit */
1145 bool
1146 nouveau_wait_eq(struct drm_device *dev, uint64_t timeout,
1147 uint32_t reg, uint32_t mask, uint32_t val)
1148 {
1149 struct drm_nouveau_private *dev_priv = dev->dev_private;
1150 struct nouveau_timer_engine *ptimer = &dev_priv->engine.timer;
1151 uint64_t start = ptimer->read(dev);
1152
1153 do {
1154 if ((nv_rd32(dev, reg) & mask) == val)
1155 return true;
1156 } while (ptimer->read(dev) - start < timeout);
1157
1158 return false;
1159 }
1160
1161 /* Wait until (value(reg) & mask) != val, up until timeout has hit */
1162 bool
1163 nouveau_wait_ne(struct drm_device *dev, uint64_t timeout,
1164 uint32_t reg, uint32_t mask, uint32_t val)
1165 {
1166 struct drm_nouveau_private *dev_priv = dev->dev_private;
1167 struct nouveau_timer_engine *ptimer = &dev_priv->engine.timer;
1168 uint64_t start = ptimer->read(dev);
1169
1170 do {
1171 if ((nv_rd32(dev, reg) & mask) != val)
1172 return true;
1173 } while (ptimer->read(dev) - start < timeout);
1174
1175 return false;
1176 }
1177
1178 /* Waits for PGRAPH to go completely idle */
1179 bool nouveau_wait_for_idle(struct drm_device *dev)
1180 {
1181 struct drm_nouveau_private *dev_priv = dev->dev_private;
1182 uint32_t mask = ~0;
1183
1184 if (dev_priv->card_type == NV_40)
1185 mask &= ~NV40_PGRAPH_STATUS_SYNC_STALL;
1186
1187 if (!nv_wait(dev, NV04_PGRAPH_STATUS, mask, 0)) {
1188 NV_ERROR(dev, "PGRAPH idle timed out with status 0x%08x\n",
1189 nv_rd32(dev, NV04_PGRAPH_STATUS));
1190 return false;
1191 }
1192
1193 return true;
1194 }
1195
Linux kernel - Deliverables
This page took 0.056158 seconds and 6 git commands to generate.