2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
24 * Authors: Dave Airlie
28 #include <linux/seq_file.h>
29 #include <linux/firmware.h>
30 #include <linux/platform_device.h>
32 #include "radeon_drm.h"
34 #include "radeon_mode.h"
39 #define PFP_UCODE_SIZE 576
40 #define PM4_UCODE_SIZE 1792
41 #define RLC_UCODE_SIZE 768
42 #define R700_PFP_UCODE_SIZE 848
43 #define R700_PM4_UCODE_SIZE 1360
44 #define R700_RLC_UCODE_SIZE 1024
47 MODULE_FIRMWARE("radeon/R600_pfp.bin");
48 MODULE_FIRMWARE("radeon/R600_me.bin");
49 MODULE_FIRMWARE("radeon/RV610_pfp.bin");
50 MODULE_FIRMWARE("radeon/RV610_me.bin");
51 MODULE_FIRMWARE("radeon/RV630_pfp.bin");
52 MODULE_FIRMWARE("radeon/RV630_me.bin");
53 MODULE_FIRMWARE("radeon/RV620_pfp.bin");
54 MODULE_FIRMWARE("radeon/RV620_me.bin");
55 MODULE_FIRMWARE("radeon/RV635_pfp.bin");
56 MODULE_FIRMWARE("radeon/RV635_me.bin");
57 MODULE_FIRMWARE("radeon/RV670_pfp.bin");
58 MODULE_FIRMWARE("radeon/RV670_me.bin");
59 MODULE_FIRMWARE("radeon/RS780_pfp.bin");
60 MODULE_FIRMWARE("radeon/RS780_me.bin");
61 MODULE_FIRMWARE("radeon/RV770_pfp.bin");
62 MODULE_FIRMWARE("radeon/RV770_me.bin");
63 MODULE_FIRMWARE("radeon/RV730_pfp.bin");
64 MODULE_FIRMWARE("radeon/RV730_me.bin");
65 MODULE_FIRMWARE("radeon/RV710_pfp.bin");
66 MODULE_FIRMWARE("radeon/RV710_me.bin");
67 MODULE_FIRMWARE("radeon/R600_rlc.bin");
68 MODULE_FIRMWARE("radeon/R700_rlc.bin");
70 int r600_debugfs_mc_info_init(struct radeon_device
*rdev
);
72 /* r600,rv610,rv630,rv620,rv635,rv670 */
73 int r600_mc_wait_for_idle(struct radeon_device
*rdev
);
74 void r600_gpu_init(struct radeon_device
*rdev
);
75 void r600_fini(struct radeon_device
*rdev
);
80 int r600_gart_clear_page(struct radeon_device
*rdev
, int i
)
82 void __iomem
*ptr
= (void *)rdev
->gart
.table
.vram
.ptr
;
85 if (i
< 0 || i
> rdev
->gart
.num_gpu_pages
)
88 writeq(pte
, ((void __iomem
*)ptr
) + (i
* 8));
92 void r600_pcie_gart_tlb_flush(struct radeon_device
*rdev
)
97 WREG32(VM_CONTEXT0_INVALIDATION_LOW_ADDR
, rdev
->mc
.gtt_start
>> 12);
98 WREG32(VM_CONTEXT0_INVALIDATION_HIGH_ADDR
, (rdev
->mc
.gtt_end
- 1) >> 12);
99 WREG32(VM_CONTEXT0_REQUEST_RESPONSE
, REQUEST_TYPE(1));
100 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
102 tmp
= RREG32(VM_CONTEXT0_REQUEST_RESPONSE
);
103 tmp
= (tmp
& RESPONSE_TYPE_MASK
) >> RESPONSE_TYPE_SHIFT
;
105 printk(KERN_WARNING
"[drm] r600 flush TLB failed\n");
115 int r600_pcie_gart_init(struct radeon_device
*rdev
)
119 if (rdev
->gart
.table
.vram
.robj
) {
120 WARN(1, "R600 PCIE GART already initialized.\n");
123 /* Initialize common gart structure */
124 r
= radeon_gart_init(rdev
);
127 rdev
->gart
.table_size
= rdev
->gart
.num_gpu_pages
* 8;
128 return radeon_gart_table_vram_alloc(rdev
);
131 int r600_pcie_gart_enable(struct radeon_device
*rdev
)
136 if (rdev
->gart
.table
.vram
.robj
== NULL
) {
137 dev_err(rdev
->dev
, "No VRAM object for PCIE GART.\n");
140 r
= radeon_gart_table_vram_pin(rdev
);
145 WREG32(VM_L2_CNTL
, ENABLE_L2_CACHE
| ENABLE_L2_FRAGMENT_PROCESSING
|
146 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE
|
147 EFFECTIVE_L2_QUEUE_SIZE(7));
148 WREG32(VM_L2_CNTL2
, 0);
149 WREG32(VM_L2_CNTL3
, BANK_SELECT_0(0) | BANK_SELECT_1(1));
150 /* Setup TLB control */
151 tmp
= ENABLE_L1_TLB
| ENABLE_L1_FRAGMENT_PROCESSING
|
152 SYSTEM_ACCESS_MODE_NOT_IN_SYS
|
153 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
154 ENABLE_WAIT_L2_QUERY
;
155 WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL
, tmp
);
156 WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL
, tmp
);
157 WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL
, tmp
| ENABLE_L1_STRICT_ORDERING
);
158 WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL
, tmp
);
159 WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL
, tmp
);
160 WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL
, tmp
);
161 WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL
, tmp
);
162 WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL
, tmp
);
163 WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL
, tmp
);
164 WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL
, tmp
);
165 WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL
, tmp
);
166 WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL
, tmp
);
167 WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL
, tmp
| ENABLE_SEMAPHORE_MODE
);
168 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL
, tmp
| ENABLE_SEMAPHORE_MODE
);
169 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR
, rdev
->mc
.gtt_start
>> 12);
170 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR
, rdev
->mc
.gtt_end
>> 12);
171 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR
, rdev
->gart
.table_addr
>> 12);
172 WREG32(VM_CONTEXT0_CNTL
, ENABLE_CONTEXT
| PAGE_TABLE_DEPTH(0) |
173 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT
);
174 WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR
,
175 (u32
)(rdev
->dummy_page
.addr
>> 12));
176 for (i
= 1; i
< 7; i
++)
177 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
179 r600_pcie_gart_tlb_flush(rdev
);
180 rdev
->gart
.ready
= true;
184 void r600_pcie_gart_disable(struct radeon_device
*rdev
)
189 /* Disable all tables */
190 for (i
= 0; i
< 7; i
++)
191 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
193 /* Disable L2 cache */
194 WREG32(VM_L2_CNTL
, ENABLE_L2_FRAGMENT_PROCESSING
|
195 EFFECTIVE_L2_QUEUE_SIZE(7));
196 WREG32(VM_L2_CNTL3
, BANK_SELECT_0(0) | BANK_SELECT_1(1));
197 /* Setup L1 TLB control */
198 tmp
= EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
199 ENABLE_WAIT_L2_QUERY
;
200 WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL
, tmp
);
201 WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL
, tmp
);
202 WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL
, tmp
);
203 WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL
, tmp
);
204 WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL
, tmp
);
205 WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL
, tmp
);
206 WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL
, tmp
);
207 WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL
, tmp
);
208 WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL
, tmp
);
209 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL
, tmp
);
210 WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL
, tmp
);
211 WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL
, tmp
);
212 WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL
, tmp
);
213 WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL
, tmp
);
214 if (rdev
->gart
.table
.vram
.robj
) {
215 radeon_object_kunmap(rdev
->gart
.table
.vram
.robj
);
216 radeon_object_unpin(rdev
->gart
.table
.vram
.robj
);
220 void r600_pcie_gart_fini(struct radeon_device
*rdev
)
222 r600_pcie_gart_disable(rdev
);
223 radeon_gart_table_vram_free(rdev
);
224 radeon_gart_fini(rdev
);
227 void r600_agp_enable(struct radeon_device
*rdev
)
233 WREG32(VM_L2_CNTL
, ENABLE_L2_CACHE
| ENABLE_L2_FRAGMENT_PROCESSING
|
234 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE
|
235 EFFECTIVE_L2_QUEUE_SIZE(7));
236 WREG32(VM_L2_CNTL2
, 0);
237 WREG32(VM_L2_CNTL3
, BANK_SELECT_0(0) | BANK_SELECT_1(1));
238 /* Setup TLB control */
239 tmp
= ENABLE_L1_TLB
| ENABLE_L1_FRAGMENT_PROCESSING
|
240 SYSTEM_ACCESS_MODE_NOT_IN_SYS
|
241 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
242 ENABLE_WAIT_L2_QUERY
;
243 WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL
, tmp
);
244 WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL
, tmp
);
245 WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL
, tmp
| ENABLE_L1_STRICT_ORDERING
);
246 WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL
, tmp
);
247 WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL
, tmp
);
248 WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL
, tmp
);
249 WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL
, tmp
);
250 WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL
, tmp
);
251 WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL
, tmp
);
252 WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL
, tmp
);
253 WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL
, tmp
);
254 WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL
, tmp
);
255 WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL
, tmp
| ENABLE_SEMAPHORE_MODE
);
256 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL
, tmp
| ENABLE_SEMAPHORE_MODE
);
257 for (i
= 0; i
< 7; i
++)
258 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
261 int r600_mc_wait_for_idle(struct radeon_device
*rdev
)
266 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
268 tmp
= RREG32(R_000E50_SRBM_STATUS
) & 0x3F00;
276 static void r600_mc_program(struct radeon_device
*rdev
)
278 struct rv515_mc_save save
;
283 for (i
= 0, j
= 0; i
< 32; i
++, j
+= 0x18) {
284 WREG32((0x2c14 + j
), 0x00000000);
285 WREG32((0x2c18 + j
), 0x00000000);
286 WREG32((0x2c1c + j
), 0x00000000);
287 WREG32((0x2c20 + j
), 0x00000000);
288 WREG32((0x2c24 + j
), 0x00000000);
290 WREG32(HDP_REG_COHERENCY_FLUSH_CNTL
, 0);
292 rv515_mc_stop(rdev
, &save
);
293 if (r600_mc_wait_for_idle(rdev
)) {
294 dev_warn(rdev
->dev
, "Wait for MC idle timedout !\n");
296 /* Lockout access through VGA aperture (doesn't exist before R600) */
297 WREG32(VGA_HDP_CONTROL
, VGA_MEMORY_DISABLE
);
298 /* Update configuration */
299 if (rdev
->flags
& RADEON_IS_AGP
) {
300 if (rdev
->mc
.vram_start
< rdev
->mc
.gtt_start
) {
301 /* VRAM before AGP */
302 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
,
303 rdev
->mc
.vram_start
>> 12);
304 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
,
305 rdev
->mc
.gtt_end
>> 12);
308 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
,
309 rdev
->mc
.gtt_start
>> 12);
310 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
,
311 rdev
->mc
.vram_end
>> 12);
314 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
, rdev
->mc
.vram_start
>> 12);
315 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
, rdev
->mc
.vram_end
>> 12);
317 WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR
, 0);
318 tmp
= ((rdev
->mc
.vram_end
>> 24) & 0xFFFF) << 16;
319 tmp
|= ((rdev
->mc
.vram_start
>> 24) & 0xFFFF);
320 WREG32(MC_VM_FB_LOCATION
, tmp
);
321 WREG32(HDP_NONSURFACE_BASE
, (rdev
->mc
.vram_start
>> 8));
322 WREG32(HDP_NONSURFACE_INFO
, (2 << 7));
323 WREG32(HDP_NONSURFACE_SIZE
, rdev
->mc
.mc_vram_size
| 0x3FF);
324 if (rdev
->flags
& RADEON_IS_AGP
) {
325 WREG32(MC_VM_AGP_TOP
, rdev
->mc
.gtt_end
>> 22);
326 WREG32(MC_VM_AGP_BOT
, rdev
->mc
.gtt_start
>> 22);
327 WREG32(MC_VM_AGP_BASE
, rdev
->mc
.agp_base
>> 22);
329 WREG32(MC_VM_AGP_BASE
, 0);
330 WREG32(MC_VM_AGP_TOP
, 0x0FFFFFFF);
331 WREG32(MC_VM_AGP_BOT
, 0x0FFFFFFF);
333 if (r600_mc_wait_for_idle(rdev
)) {
334 dev_warn(rdev
->dev
, "Wait for MC idle timedout !\n");
336 rv515_mc_resume(rdev
, &save
);
337 /* we need to own VRAM, so turn off the VGA renderer here
338 * to stop it overwriting our objects */
339 rv515_vga_render_disable(rdev
);
342 int r600_mc_init(struct radeon_device
*rdev
)
346 int chansize
, numchan
;
349 /* Get VRAM informations */
350 rdev
->mc
.vram_is_ddr
= true;
351 tmp
= RREG32(RAMCFG
);
352 if (tmp
& CHANSIZE_OVERRIDE
) {
354 } else if (tmp
& CHANSIZE_MASK
) {
360 switch ((tmp
& NOOFCHAN_MASK
) >> NOOFCHAN_SHIFT
) {
375 rdev
->mc
.vram_width
= numchan
* chansize
;
376 /* Could aper size report 0 ? */
377 rdev
->mc
.aper_base
= drm_get_resource_start(rdev
->ddev
, 0);
378 rdev
->mc
.aper_size
= drm_get_resource_len(rdev
->ddev
, 0);
379 /* Setup GPU memory space */
380 rdev
->mc
.mc_vram_size
= RREG32(CONFIG_MEMSIZE
);
381 rdev
->mc
.real_vram_size
= RREG32(CONFIG_MEMSIZE
);
383 if (rdev
->mc
.mc_vram_size
> rdev
->mc
.aper_size
)
384 rdev
->mc
.mc_vram_size
= rdev
->mc
.aper_size
;
386 if (rdev
->mc
.real_vram_size
> rdev
->mc
.aper_size
)
387 rdev
->mc
.real_vram_size
= rdev
->mc
.aper_size
;
389 if (rdev
->flags
& RADEON_IS_AGP
) {
390 r
= radeon_agp_init(rdev
);
393 /* gtt_size is setup by radeon_agp_init */
394 rdev
->mc
.gtt_location
= rdev
->mc
.agp_base
;
395 tmp
= 0xFFFFFFFFUL
- rdev
->mc
.agp_base
- rdev
->mc
.gtt_size
;
396 /* Try to put vram before or after AGP because we
397 * we want SYSTEM_APERTURE to cover both VRAM and
398 * AGP so that GPU can catch out of VRAM/AGP access
400 if (rdev
->mc
.gtt_location
> rdev
->mc
.mc_vram_size
) {
401 /* Enought place before */
402 rdev
->mc
.vram_location
= rdev
->mc
.gtt_location
-
403 rdev
->mc
.mc_vram_size
;
404 } else if (tmp
> rdev
->mc
.mc_vram_size
) {
405 /* Enought place after */
406 rdev
->mc
.vram_location
= rdev
->mc
.gtt_location
+
409 /* Try to setup VRAM then AGP might not
410 * not work on some card
412 rdev
->mc
.vram_location
= 0x00000000UL
;
413 rdev
->mc
.gtt_location
= rdev
->mc
.mc_vram_size
;
416 rdev
->mc
.gtt_size
= radeon_gart_size
* 1024 * 1024;
417 rdev
->mc
.vram_location
= (RREG32(MC_VM_FB_LOCATION
) &
419 tmp
= rdev
->mc
.vram_location
+ rdev
->mc
.mc_vram_size
;
420 if ((0xFFFFFFFFUL
- tmp
) >= rdev
->mc
.gtt_size
) {
421 /* Enough place after vram */
422 rdev
->mc
.gtt_location
= tmp
;
423 } else if (rdev
->mc
.vram_location
>= rdev
->mc
.gtt_size
) {
424 /* Enough place before vram */
425 rdev
->mc
.gtt_location
= 0;
427 /* Not enough place after or before shrink
430 if (rdev
->mc
.vram_location
> (0xFFFFFFFFUL
- tmp
)) {
431 rdev
->mc
.gtt_location
= 0;
432 rdev
->mc
.gtt_size
= rdev
->mc
.vram_location
;
434 rdev
->mc
.gtt_location
= tmp
;
435 rdev
->mc
.gtt_size
= 0xFFFFFFFFUL
- tmp
;
438 rdev
->mc
.gtt_location
= rdev
->mc
.mc_vram_size
;
440 rdev
->mc
.vram_start
= rdev
->mc
.vram_location
;
441 rdev
->mc
.vram_end
= rdev
->mc
.vram_location
+ rdev
->mc
.mc_vram_size
- 1;
442 rdev
->mc
.gtt_start
= rdev
->mc
.gtt_location
;
443 rdev
->mc
.gtt_end
= rdev
->mc
.gtt_location
+ rdev
->mc
.gtt_size
- 1;
444 /* FIXME: we should enforce default clock in case GPU is not in
447 a
.full
= rfixed_const(100);
448 rdev
->pm
.sclk
.full
= rfixed_const(rdev
->clock
.default_sclk
);
449 rdev
->pm
.sclk
.full
= rfixed_div(rdev
->pm
.sclk
, a
);
453 /* We doesn't check that the GPU really needs a reset we simply do the
454 * reset, it's up to the caller to determine if the GPU needs one. We
455 * might add an helper function to check that.
457 int r600_gpu_soft_reset(struct radeon_device
*rdev
)
459 struct rv515_mc_save save
;
460 u32 grbm_busy_mask
= S_008010_VC_BUSY(1) | S_008010_VGT_BUSY_NO_DMA(1) |
461 S_008010_VGT_BUSY(1) | S_008010_TA03_BUSY(1) |
462 S_008010_TC_BUSY(1) | S_008010_SX_BUSY(1) |
463 S_008010_SH_BUSY(1) | S_008010_SPI03_BUSY(1) |
464 S_008010_SMX_BUSY(1) | S_008010_SC_BUSY(1) |
465 S_008010_PA_BUSY(1) | S_008010_DB03_BUSY(1) |
466 S_008010_CR_BUSY(1) | S_008010_CB03_BUSY(1) |
467 S_008010_GUI_ACTIVE(1);
468 u32 grbm2_busy_mask
= S_008014_SPI0_BUSY(1) | S_008014_SPI1_BUSY(1) |
469 S_008014_SPI2_BUSY(1) | S_008014_SPI3_BUSY(1) |
470 S_008014_TA0_BUSY(1) | S_008014_TA1_BUSY(1) |
471 S_008014_TA2_BUSY(1) | S_008014_TA3_BUSY(1) |
472 S_008014_DB0_BUSY(1) | S_008014_DB1_BUSY(1) |
473 S_008014_DB2_BUSY(1) | S_008014_DB3_BUSY(1) |
474 S_008014_CB0_BUSY(1) | S_008014_CB1_BUSY(1) |
475 S_008014_CB2_BUSY(1) | S_008014_CB3_BUSY(1);
479 dev_info(rdev
->dev
, "GPU softreset \n");
480 dev_info(rdev
->dev
, " R_008010_GRBM_STATUS=0x%08X\n",
481 RREG32(R_008010_GRBM_STATUS
));
482 dev_info(rdev
->dev
, " R_008014_GRBM_STATUS2=0x%08X\n",
483 RREG32(R_008014_GRBM_STATUS2
));
484 dev_info(rdev
->dev
, " R_000E50_SRBM_STATUS=0x%08X\n",
485 RREG32(R_000E50_SRBM_STATUS
));
486 rv515_mc_stop(rdev
, &save
);
487 if (r600_mc_wait_for_idle(rdev
)) {
488 dev_warn(rdev
->dev
, "Wait for MC idle timedout !\n");
490 /* Disable CP parsing/prefetching */
491 WREG32(R_0086D8_CP_ME_CNTL
, S_0086D8_CP_ME_HALT(0xff));
492 /* Check if any of the rendering block is busy and reset it */
493 if ((RREG32(R_008010_GRBM_STATUS
) & grbm_busy_mask
) ||
494 (RREG32(R_008014_GRBM_STATUS2
) & grbm2_busy_mask
)) {
495 tmp
= S_008020_SOFT_RESET_CR(1) |
496 S_008020_SOFT_RESET_DB(1) |
497 S_008020_SOFT_RESET_CB(1) |
498 S_008020_SOFT_RESET_PA(1) |
499 S_008020_SOFT_RESET_SC(1) |
500 S_008020_SOFT_RESET_SMX(1) |
501 S_008020_SOFT_RESET_SPI(1) |
502 S_008020_SOFT_RESET_SX(1) |
503 S_008020_SOFT_RESET_SH(1) |
504 S_008020_SOFT_RESET_TC(1) |
505 S_008020_SOFT_RESET_TA(1) |
506 S_008020_SOFT_RESET_VC(1) |
507 S_008020_SOFT_RESET_VGT(1);
508 dev_info(rdev
->dev
, " R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp
);
509 WREG32(R_008020_GRBM_SOFT_RESET
, tmp
);
510 (void)RREG32(R_008020_GRBM_SOFT_RESET
);
512 WREG32(R_008020_GRBM_SOFT_RESET
, 0);
513 (void)RREG32(R_008020_GRBM_SOFT_RESET
);
515 /* Reset CP (we always reset CP) */
516 tmp
= S_008020_SOFT_RESET_CP(1);
517 dev_info(rdev
->dev
, "R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp
);
518 WREG32(R_008020_GRBM_SOFT_RESET
, tmp
);
519 (void)RREG32(R_008020_GRBM_SOFT_RESET
);
521 WREG32(R_008020_GRBM_SOFT_RESET
, 0);
522 (void)RREG32(R_008020_GRBM_SOFT_RESET
);
523 /* Reset others GPU block if necessary */
524 if (G_000E50_RLC_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
525 srbm_reset
|= S_000E60_SOFT_RESET_RLC(1);
526 if (G_000E50_GRBM_RQ_PENDING(RREG32(R_000E50_SRBM_STATUS
)))
527 srbm_reset
|= S_000E60_SOFT_RESET_GRBM(1);
528 if (G_000E50_HI_RQ_PENDING(RREG32(R_000E50_SRBM_STATUS
)))
529 srbm_reset
|= S_000E60_SOFT_RESET_IH(1);
530 if (G_000E50_VMC_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
531 srbm_reset
|= S_000E60_SOFT_RESET_VMC(1);
532 if (G_000E50_MCB_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
533 srbm_reset
|= S_000E60_SOFT_RESET_MC(1);
534 if (G_000E50_MCDZ_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
535 srbm_reset
|= S_000E60_SOFT_RESET_MC(1);
536 if (G_000E50_MCDY_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
537 srbm_reset
|= S_000E60_SOFT_RESET_MC(1);
538 if (G_000E50_MCDX_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
539 srbm_reset
|= S_000E60_SOFT_RESET_MC(1);
540 if (G_000E50_MCDW_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
541 srbm_reset
|= S_000E60_SOFT_RESET_MC(1);
542 if (G_000E50_RLC_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
543 srbm_reset
|= S_000E60_SOFT_RESET_RLC(1);
544 if (G_000E50_SEM_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
545 srbm_reset
|= S_000E60_SOFT_RESET_SEM(1);
546 if (G_000E50_BIF_BUSY(RREG32(R_000E50_SRBM_STATUS
)))
547 srbm_reset
|= S_000E60_SOFT_RESET_BIF(1);
548 dev_info(rdev
->dev
, " R_000E60_SRBM_SOFT_RESET=0x%08X\n", srbm_reset
);
549 WREG32(R_000E60_SRBM_SOFT_RESET
, srbm_reset
);
550 (void)RREG32(R_000E60_SRBM_SOFT_RESET
);
552 WREG32(R_000E60_SRBM_SOFT_RESET
, 0);
553 (void)RREG32(R_000E60_SRBM_SOFT_RESET
);
554 WREG32(R_000E60_SRBM_SOFT_RESET
, srbm_reset
);
555 (void)RREG32(R_000E60_SRBM_SOFT_RESET
);
557 WREG32(R_000E60_SRBM_SOFT_RESET
, 0);
558 (void)RREG32(R_000E60_SRBM_SOFT_RESET
);
559 /* Wait a little for things to settle down */
561 dev_info(rdev
->dev
, " R_008010_GRBM_STATUS=0x%08X\n",
562 RREG32(R_008010_GRBM_STATUS
));
563 dev_info(rdev
->dev
, " R_008014_GRBM_STATUS2=0x%08X\n",
564 RREG32(R_008014_GRBM_STATUS2
));
565 dev_info(rdev
->dev
, " R_000E50_SRBM_STATUS=0x%08X\n",
566 RREG32(R_000E50_SRBM_STATUS
));
567 /* After reset we need to reinit the asic as GPU often endup in an
570 atom_asic_init(rdev
->mode_info
.atom_context
);
571 rv515_mc_resume(rdev
, &save
);
575 int r600_gpu_reset(struct radeon_device
*rdev
)
577 return r600_gpu_soft_reset(rdev
);
580 static u32
r600_get_tile_pipe_to_backend_map(u32 num_tile_pipes
,
582 u32 backend_disable_mask
)
585 u32 enabled_backends_mask
;
586 u32 enabled_backends_count
;
588 u32 swizzle_pipe
[R6XX_MAX_PIPES
];
592 if (num_tile_pipes
> R6XX_MAX_PIPES
)
593 num_tile_pipes
= R6XX_MAX_PIPES
;
594 if (num_tile_pipes
< 1)
596 if (num_backends
> R6XX_MAX_BACKENDS
)
597 num_backends
= R6XX_MAX_BACKENDS
;
598 if (num_backends
< 1)
601 enabled_backends_mask
= 0;
602 enabled_backends_count
= 0;
603 for (i
= 0; i
< R6XX_MAX_BACKENDS
; ++i
) {
604 if (((backend_disable_mask
>> i
) & 1) == 0) {
605 enabled_backends_mask
|= (1 << i
);
606 ++enabled_backends_count
;
608 if (enabled_backends_count
== num_backends
)
612 if (enabled_backends_count
== 0) {
613 enabled_backends_mask
= 1;
614 enabled_backends_count
= 1;
617 if (enabled_backends_count
!= num_backends
)
618 num_backends
= enabled_backends_count
;
620 memset((uint8_t *)&swizzle_pipe
[0], 0, sizeof(u32
) * R6XX_MAX_PIPES
);
621 switch (num_tile_pipes
) {
677 for (cur_pipe
= 0; cur_pipe
< num_tile_pipes
; ++cur_pipe
) {
678 while (((1 << cur_backend
) & enabled_backends_mask
) == 0)
679 cur_backend
= (cur_backend
+ 1) % R6XX_MAX_BACKENDS
;
681 backend_map
|= (u32
)(((cur_backend
& 3) << (swizzle_pipe
[cur_pipe
] * 2)));
683 cur_backend
= (cur_backend
+ 1) % R6XX_MAX_BACKENDS
;
689 int r600_count_pipe_bits(uint32_t val
)
693 for (i
= 0; i
< 32; i
++) {
700 void r600_gpu_init(struct radeon_device
*rdev
)
707 u32 sq_gpr_resource_mgmt_1
= 0;
708 u32 sq_gpr_resource_mgmt_2
= 0;
709 u32 sq_thread_resource_mgmt
= 0;
710 u32 sq_stack_resource_mgmt_1
= 0;
711 u32 sq_stack_resource_mgmt_2
= 0;
713 /* FIXME: implement */
714 switch (rdev
->family
) {
716 rdev
->config
.r600
.max_pipes
= 4;
717 rdev
->config
.r600
.max_tile_pipes
= 8;
718 rdev
->config
.r600
.max_simds
= 4;
719 rdev
->config
.r600
.max_backends
= 4;
720 rdev
->config
.r600
.max_gprs
= 256;
721 rdev
->config
.r600
.max_threads
= 192;
722 rdev
->config
.r600
.max_stack_entries
= 256;
723 rdev
->config
.r600
.max_hw_contexts
= 8;
724 rdev
->config
.r600
.max_gs_threads
= 16;
725 rdev
->config
.r600
.sx_max_export_size
= 128;
726 rdev
->config
.r600
.sx_max_export_pos_size
= 16;
727 rdev
->config
.r600
.sx_max_export_smx_size
= 128;
728 rdev
->config
.r600
.sq_num_cf_insts
= 2;
732 rdev
->config
.r600
.max_pipes
= 2;
733 rdev
->config
.r600
.max_tile_pipes
= 2;
734 rdev
->config
.r600
.max_simds
= 3;
735 rdev
->config
.r600
.max_backends
= 1;
736 rdev
->config
.r600
.max_gprs
= 128;
737 rdev
->config
.r600
.max_threads
= 192;
738 rdev
->config
.r600
.max_stack_entries
= 128;
739 rdev
->config
.r600
.max_hw_contexts
= 8;
740 rdev
->config
.r600
.max_gs_threads
= 4;
741 rdev
->config
.r600
.sx_max_export_size
= 128;
742 rdev
->config
.r600
.sx_max_export_pos_size
= 16;
743 rdev
->config
.r600
.sx_max_export_smx_size
= 128;
744 rdev
->config
.r600
.sq_num_cf_insts
= 2;
750 rdev
->config
.r600
.max_pipes
= 1;
751 rdev
->config
.r600
.max_tile_pipes
= 1;
752 rdev
->config
.r600
.max_simds
= 2;
753 rdev
->config
.r600
.max_backends
= 1;
754 rdev
->config
.r600
.max_gprs
= 128;
755 rdev
->config
.r600
.max_threads
= 192;
756 rdev
->config
.r600
.max_stack_entries
= 128;
757 rdev
->config
.r600
.max_hw_contexts
= 4;
758 rdev
->config
.r600
.max_gs_threads
= 4;
759 rdev
->config
.r600
.sx_max_export_size
= 128;
760 rdev
->config
.r600
.sx_max_export_pos_size
= 16;
761 rdev
->config
.r600
.sx_max_export_smx_size
= 128;
762 rdev
->config
.r600
.sq_num_cf_insts
= 1;
765 rdev
->config
.r600
.max_pipes
= 4;
766 rdev
->config
.r600
.max_tile_pipes
= 4;
767 rdev
->config
.r600
.max_simds
= 4;
768 rdev
->config
.r600
.max_backends
= 4;
769 rdev
->config
.r600
.max_gprs
= 192;
770 rdev
->config
.r600
.max_threads
= 192;
771 rdev
->config
.r600
.max_stack_entries
= 256;
772 rdev
->config
.r600
.max_hw_contexts
= 8;
773 rdev
->config
.r600
.max_gs_threads
= 16;
774 rdev
->config
.r600
.sx_max_export_size
= 128;
775 rdev
->config
.r600
.sx_max_export_pos_size
= 16;
776 rdev
->config
.r600
.sx_max_export_smx_size
= 128;
777 rdev
->config
.r600
.sq_num_cf_insts
= 2;
784 for (i
= 0, j
= 0; i
< 32; i
++, j
+= 0x18) {
785 WREG32((0x2c14 + j
), 0x00000000);
786 WREG32((0x2c18 + j
), 0x00000000);
787 WREG32((0x2c1c + j
), 0x00000000);
788 WREG32((0x2c20 + j
), 0x00000000);
789 WREG32((0x2c24 + j
), 0x00000000);
792 WREG32(GRBM_CNTL
, GRBM_READ_TIMEOUT(0xff));
796 ramcfg
= RREG32(RAMCFG
);
797 switch (rdev
->config
.r600
.max_tile_pipes
) {
799 tiling_config
|= PIPE_TILING(0);
802 tiling_config
|= PIPE_TILING(1);
805 tiling_config
|= PIPE_TILING(2);
808 tiling_config
|= PIPE_TILING(3);
813 tiling_config
|= BANK_TILING((ramcfg
& NOOFBANK_MASK
) >> NOOFBANK_SHIFT
);
814 tiling_config
|= GROUP_SIZE(0);
815 tmp
= (ramcfg
& NOOFROWS_MASK
) >> NOOFROWS_SHIFT
;
817 tiling_config
|= ROW_TILING(3);
818 tiling_config
|= SAMPLE_SPLIT(3);
820 tiling_config
|= ROW_TILING(tmp
);
821 tiling_config
|= SAMPLE_SPLIT(tmp
);
823 tiling_config
|= BANK_SWAPS(1);
824 tmp
= r600_get_tile_pipe_to_backend_map(rdev
->config
.r600
.max_tile_pipes
,
825 rdev
->config
.r600
.max_backends
,
826 (0xff << rdev
->config
.r600
.max_backends
) & 0xff);
827 tiling_config
|= BACKEND_MAP(tmp
);
828 WREG32(GB_TILING_CONFIG
, tiling_config
);
829 WREG32(DCP_TILING_CONFIG
, tiling_config
& 0xffff);
830 WREG32(HDP_TILING_CONFIG
, tiling_config
& 0xffff);
832 tmp
= BACKEND_DISABLE((R6XX_MAX_BACKENDS_MASK
<< rdev
->config
.r600
.max_backends
) & R6XX_MAX_BACKENDS_MASK
);
833 WREG32(CC_RB_BACKEND_DISABLE
, tmp
);
836 tmp
= INACTIVE_QD_PIPES((R6XX_MAX_PIPES_MASK
<< rdev
->config
.r600
.max_pipes
) & R6XX_MAX_PIPES_MASK
);
837 tmp
|= INACTIVE_SIMDS((R6XX_MAX_SIMDS_MASK
<< rdev
->config
.r600
.max_simds
) & R6XX_MAX_SIMDS_MASK
);
838 WREG32(CC_GC_SHADER_PIPE_CONFIG
, tmp
);
839 WREG32(GC_USER_SHADER_PIPE_CONFIG
, tmp
);
841 tmp
= R6XX_MAX_BACKENDS
- r600_count_pipe_bits(tmp
& INACTIVE_QD_PIPES_MASK
);
842 WREG32(VGT_OUT_DEALLOC_CNTL
, (tmp
* 4) & DEALLOC_DIST_MASK
);
843 WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL
, ((tmp
* 4) - 2) & VTX_REUSE_DEPTH_MASK
);
845 /* Setup some CP states */
846 WREG32(CP_QUEUE_THRESHOLDS
, (ROQ_IB1_START(0x16) | ROQ_IB2_START(0x2b)));
847 WREG32(CP_MEQ_THRESHOLDS
, (MEQ_END(0x40) | ROQ_END(0x40)));
849 WREG32(TA_CNTL_AUX
, (DISABLE_CUBE_ANISO
| SYNC_GRADIENT
|
850 SYNC_WALKER
| SYNC_ALIGNER
));
851 /* Setup various GPU states */
852 if (rdev
->family
== CHIP_RV670
)
853 WREG32(ARB_GDEC_RD_CNTL
, 0x00000021);
855 tmp
= RREG32(SX_DEBUG_1
);
856 tmp
|= SMX_EVENT_RELEASE
;
857 if ((rdev
->family
> CHIP_R600
))
858 tmp
|= ENABLE_NEW_SMX_ADDRESS
;
859 WREG32(SX_DEBUG_1
, tmp
);
861 if (((rdev
->family
) == CHIP_R600
) ||
862 ((rdev
->family
) == CHIP_RV630
) ||
863 ((rdev
->family
) == CHIP_RV610
) ||
864 ((rdev
->family
) == CHIP_RV620
) ||
865 ((rdev
->family
) == CHIP_RS780
) ||
866 ((rdev
->family
) == CHIP_RS880
)) {
867 WREG32(DB_DEBUG
, PREZ_MUST_WAIT_FOR_POSTZ_DONE
);
871 WREG32(DB_WATERMARKS
, (DEPTH_FREE(4) | DEPTH_CACHELINE_FREE(16) |
872 DEPTH_FLUSH(16) | DEPTH_PENDING_FREE(4)));
874 WREG32(PA_SC_MULTI_CHIP_CNTL
, 0);
875 WREG32(VGT_NUM_INSTANCES
, 0);
877 WREG32(SPI_CONFIG_CNTL
, GPR_WRITE_PRIORITY(0));
878 WREG32(SPI_CONFIG_CNTL_1
, VTX_DONE_DELAY(0));
880 tmp
= RREG32(SQ_MS_FIFO_SIZES
);
881 if (((rdev
->family
) == CHIP_RV610
) ||
882 ((rdev
->family
) == CHIP_RV620
) ||
883 ((rdev
->family
) == CHIP_RS780
) ||
884 ((rdev
->family
) == CHIP_RS880
)) {
885 tmp
= (CACHE_FIFO_SIZE(0xa) |
886 FETCH_FIFO_HIWATER(0xa) |
887 DONE_FIFO_HIWATER(0xe0) |
888 ALU_UPDATE_FIFO_HIWATER(0x8));
889 } else if (((rdev
->family
) == CHIP_R600
) ||
890 ((rdev
->family
) == CHIP_RV630
)) {
891 tmp
&= ~DONE_FIFO_HIWATER(0xff);
892 tmp
|= DONE_FIFO_HIWATER(0x4);
894 WREG32(SQ_MS_FIFO_SIZES
, tmp
);
896 /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
897 * should be adjusted as needed by the 2D/3D drivers. This just sets default values
899 sq_config
= RREG32(SQ_CONFIG
);
900 sq_config
&= ~(PS_PRIO(3) |
904 sq_config
|= (DX9_CONSTS
|
911 if ((rdev
->family
) == CHIP_R600
) {
912 sq_gpr_resource_mgmt_1
= (NUM_PS_GPRS(124) |
914 NUM_CLAUSE_TEMP_GPRS(4));
915 sq_gpr_resource_mgmt_2
= (NUM_GS_GPRS(0) |
917 sq_thread_resource_mgmt
= (NUM_PS_THREADS(136) |
921 sq_stack_resource_mgmt_1
= (NUM_PS_STACK_ENTRIES(128) |
922 NUM_VS_STACK_ENTRIES(128));
923 sq_stack_resource_mgmt_2
= (NUM_GS_STACK_ENTRIES(0) |
924 NUM_ES_STACK_ENTRIES(0));
925 } else if (((rdev
->family
) == CHIP_RV610
) ||
926 ((rdev
->family
) == CHIP_RV620
) ||
927 ((rdev
->family
) == CHIP_RS780
) ||
928 ((rdev
->family
) == CHIP_RS880
)) {
929 /* no vertex cache */
930 sq_config
&= ~VC_ENABLE
;
932 sq_gpr_resource_mgmt_1
= (NUM_PS_GPRS(44) |
934 NUM_CLAUSE_TEMP_GPRS(2));
935 sq_gpr_resource_mgmt_2
= (NUM_GS_GPRS(17) |
937 sq_thread_resource_mgmt
= (NUM_PS_THREADS(79) |
941 sq_stack_resource_mgmt_1
= (NUM_PS_STACK_ENTRIES(40) |
942 NUM_VS_STACK_ENTRIES(40));
943 sq_stack_resource_mgmt_2
= (NUM_GS_STACK_ENTRIES(32) |
944 NUM_ES_STACK_ENTRIES(16));
945 } else if (((rdev
->family
) == CHIP_RV630
) ||
946 ((rdev
->family
) == CHIP_RV635
)) {
947 sq_gpr_resource_mgmt_1
= (NUM_PS_GPRS(44) |
949 NUM_CLAUSE_TEMP_GPRS(2));
950 sq_gpr_resource_mgmt_2
= (NUM_GS_GPRS(18) |
952 sq_thread_resource_mgmt
= (NUM_PS_THREADS(79) |
956 sq_stack_resource_mgmt_1
= (NUM_PS_STACK_ENTRIES(40) |
957 NUM_VS_STACK_ENTRIES(40));
958 sq_stack_resource_mgmt_2
= (NUM_GS_STACK_ENTRIES(32) |
959 NUM_ES_STACK_ENTRIES(16));
960 } else if ((rdev
->family
) == CHIP_RV670
) {
961 sq_gpr_resource_mgmt_1
= (NUM_PS_GPRS(44) |
963 NUM_CLAUSE_TEMP_GPRS(2));
964 sq_gpr_resource_mgmt_2
= (NUM_GS_GPRS(17) |
966 sq_thread_resource_mgmt
= (NUM_PS_THREADS(79) |
970 sq_stack_resource_mgmt_1
= (NUM_PS_STACK_ENTRIES(64) |
971 NUM_VS_STACK_ENTRIES(64));
972 sq_stack_resource_mgmt_2
= (NUM_GS_STACK_ENTRIES(64) |
973 NUM_ES_STACK_ENTRIES(64));
976 WREG32(SQ_CONFIG
, sq_config
);
977 WREG32(SQ_GPR_RESOURCE_MGMT_1
, sq_gpr_resource_mgmt_1
);
978 WREG32(SQ_GPR_RESOURCE_MGMT_2
, sq_gpr_resource_mgmt_2
);
979 WREG32(SQ_THREAD_RESOURCE_MGMT
, sq_thread_resource_mgmt
);
980 WREG32(SQ_STACK_RESOURCE_MGMT_1
, sq_stack_resource_mgmt_1
);
981 WREG32(SQ_STACK_RESOURCE_MGMT_2
, sq_stack_resource_mgmt_2
);
983 if (((rdev
->family
) == CHIP_RV610
) ||
984 ((rdev
->family
) == CHIP_RV620
) ||
985 ((rdev
->family
) == CHIP_RS780
) ||
986 ((rdev
->family
) == CHIP_RS880
)) {
987 WREG32(VGT_CACHE_INVALIDATION
, CACHE_INVALIDATION(TC_ONLY
));
989 WREG32(VGT_CACHE_INVALIDATION
, CACHE_INVALIDATION(VC_AND_TC
));
992 /* More default values. 2D/3D driver should adjust as needed */
993 WREG32(PA_SC_AA_SAMPLE_LOCS_2S
, (S0_X(0xc) | S0_Y(0x4) |
994 S1_X(0x4) | S1_Y(0xc)));
995 WREG32(PA_SC_AA_SAMPLE_LOCS_4S
, (S0_X(0xe) | S0_Y(0xe) |
996 S1_X(0x2) | S1_Y(0x2) |
997 S2_X(0xa) | S2_Y(0x6) |
998 S3_X(0x6) | S3_Y(0xa)));
999 WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD0
, (S0_X(0xe) | S0_Y(0xb) |
1000 S1_X(0x4) | S1_Y(0xc) |
1001 S2_X(0x1) | S2_Y(0x6) |
1002 S3_X(0xa) | S3_Y(0xe)));
1003 WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD1
, (S4_X(0x6) | S4_Y(0x1) |
1004 S5_X(0x0) | S5_Y(0x0) |
1005 S6_X(0xb) | S6_Y(0x4) |
1006 S7_X(0x7) | S7_Y(0x8)));
1008 WREG32(VGT_STRMOUT_EN
, 0);
1009 tmp
= rdev
->config
.r600
.max_pipes
* 16;
1010 switch (rdev
->family
) {
1026 WREG32(VGT_ES_PER_GS
, 128);
1027 WREG32(VGT_GS_PER_ES
, tmp
);
1028 WREG32(VGT_GS_PER_VS
, 2);
1029 WREG32(VGT_GS_VERTEX_REUSE
, 16);
1031 /* more default values. 2D/3D driver should adjust as needed */
1032 WREG32(PA_SC_LINE_STIPPLE_STATE
, 0);
1033 WREG32(VGT_STRMOUT_EN
, 0);
1035 WREG32(PA_SC_MODE_CNTL
, 0);
1036 WREG32(PA_SC_AA_CONFIG
, 0);
1037 WREG32(PA_SC_LINE_STIPPLE
, 0);
1038 WREG32(SPI_INPUT_Z
, 0);
1039 WREG32(SPI_PS_IN_CONTROL_0
, NUM_INTERP(2));
1040 WREG32(CB_COLOR7_FRAG
, 0);
1042 /* Clear render buffer base addresses */
1043 WREG32(CB_COLOR0_BASE
, 0);
1044 WREG32(CB_COLOR1_BASE
, 0);
1045 WREG32(CB_COLOR2_BASE
, 0);
1046 WREG32(CB_COLOR3_BASE
, 0);
1047 WREG32(CB_COLOR4_BASE
, 0);
1048 WREG32(CB_COLOR5_BASE
, 0);
1049 WREG32(CB_COLOR6_BASE
, 0);
1050 WREG32(CB_COLOR7_BASE
, 0);
1051 WREG32(CB_COLOR7_FRAG
, 0);
1053 switch (rdev
->family
) {
1058 tmp
= TC_L2_SIZE(8);
1062 tmp
= TC_L2_SIZE(4);
1065 tmp
= TC_L2_SIZE(0) | L2_DISABLE_LATE_HIT
;
1068 tmp
= TC_L2_SIZE(0);
1071 WREG32(TC_CNTL
, tmp
);
1073 tmp
= RREG32(HDP_HOST_PATH_CNTL
);
1074 WREG32(HDP_HOST_PATH_CNTL
, tmp
);
1076 tmp
= RREG32(ARB_POP
);
1077 tmp
|= ENABLE_TC128
;
1078 WREG32(ARB_POP
, tmp
);
1080 WREG32(PA_SC_MULTI_CHIP_CNTL
, 0);
1081 WREG32(PA_CL_ENHANCE
, (CLIP_VTX_REORDER_ENA
|
1083 WREG32(PA_SC_ENHANCE
, FORCE_EOV_MAX_CLK_CNT(4095));
1088 * Indirect registers accessor
1090 u32
r600_pciep_rreg(struct radeon_device
*rdev
, u32 reg
)
1094 WREG32(PCIE_PORT_INDEX
, ((reg
) & 0xff));
1095 (void)RREG32(PCIE_PORT_INDEX
);
1096 r
= RREG32(PCIE_PORT_DATA
);
1100 void r600_pciep_wreg(struct radeon_device
*rdev
, u32 reg
, u32 v
)
1102 WREG32(PCIE_PORT_INDEX
, ((reg
) & 0xff));
1103 (void)RREG32(PCIE_PORT_INDEX
);
1104 WREG32(PCIE_PORT_DATA
, (v
));
1105 (void)RREG32(PCIE_PORT_DATA
);
1108 void r600_hdp_flush(struct radeon_device
*rdev
)
1110 WREG32(R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL
, 0x1);
1116 void r600_cp_stop(struct radeon_device
*rdev
)
1118 WREG32(R_0086D8_CP_ME_CNTL
, S_0086D8_CP_ME_HALT(1));
1121 int r600_init_microcode(struct radeon_device
*rdev
)
1123 struct platform_device
*pdev
;
1124 const char *chip_name
;
1125 const char *rlc_chip_name
;
1126 size_t pfp_req_size
, me_req_size
, rlc_req_size
;
1132 pdev
= platform_device_register_simple("radeon_cp", 0, NULL
, 0);
1135 printk(KERN_ERR
"radeon_cp: Failed to register firmware\n");
1139 switch (rdev
->family
) {
1142 rlc_chip_name
= "R600";
1145 chip_name
= "RV610";
1146 rlc_chip_name
= "R600";
1149 chip_name
= "RV630";
1150 rlc_chip_name
= "R600";
1153 chip_name
= "RV620";
1154 rlc_chip_name
= "R600";
1157 chip_name
= "RV635";
1158 rlc_chip_name
= "R600";
1161 chip_name
= "RV670";
1162 rlc_chip_name
= "R600";
1166 chip_name
= "RS780";
1167 rlc_chip_name
= "R600";
1170 chip_name
= "RV770";
1171 rlc_chip_name
= "R700";
1175 chip_name
= "RV730";
1176 rlc_chip_name
= "R700";
1179 chip_name
= "RV710";
1180 rlc_chip_name
= "R700";
1185 if (rdev
->family
>= CHIP_RV770
) {
1186 pfp_req_size
= R700_PFP_UCODE_SIZE
* 4;
1187 me_req_size
= R700_PM4_UCODE_SIZE
* 4;
1188 rlc_req_size
= R700_RLC_UCODE_SIZE
* 4;
1190 pfp_req_size
= PFP_UCODE_SIZE
* 4;
1191 me_req_size
= PM4_UCODE_SIZE
* 12;
1192 rlc_req_size
= RLC_UCODE_SIZE
* 4;
1195 DRM_INFO("Loading %s Microcode\n", chip_name
);
1197 snprintf(fw_name
, sizeof(fw_name
), "radeon/%s_pfp.bin", chip_name
);
1198 err
= request_firmware(&rdev
->pfp_fw
, fw_name
, &pdev
->dev
);
1201 if (rdev
->pfp_fw
->size
!= pfp_req_size
) {
1203 "r600_cp: Bogus length %zu in firmware \"%s\"\n",
1204 rdev
->pfp_fw
->size
, fw_name
);
1209 snprintf(fw_name
, sizeof(fw_name
), "radeon/%s_me.bin", chip_name
);
1210 err
= request_firmware(&rdev
->me_fw
, fw_name
, &pdev
->dev
);
1213 if (rdev
->me_fw
->size
!= me_req_size
) {
1215 "r600_cp: Bogus length %zu in firmware \"%s\"\n",
1216 rdev
->me_fw
->size
, fw_name
);
1220 snprintf(fw_name
, sizeof(fw_name
), "radeon/%s_rlc.bin", rlc_chip_name
);
1221 err
= request_firmware(&rdev
->rlc_fw
, fw_name
, &pdev
->dev
);
1224 if (rdev
->rlc_fw
->size
!= rlc_req_size
) {
1226 "r600_rlc: Bogus length %zu in firmware \"%s\"\n",
1227 rdev
->rlc_fw
->size
, fw_name
);
1232 platform_device_unregister(pdev
);
1237 "r600_cp: Failed to load firmware \"%s\"\n",
1239 release_firmware(rdev
->pfp_fw
);
1240 rdev
->pfp_fw
= NULL
;
1241 release_firmware(rdev
->me_fw
);
1243 release_firmware(rdev
->rlc_fw
);
1244 rdev
->rlc_fw
= NULL
;
1249 static int r600_cp_load_microcode(struct radeon_device
*rdev
)
1251 const __be32
*fw_data
;
1254 if (!rdev
->me_fw
|| !rdev
->pfp_fw
)
1259 WREG32(CP_RB_CNTL
, RB_NO_UPDATE
| RB_BLKSZ(15) | RB_BUFSZ(3));
1262 WREG32(GRBM_SOFT_RESET
, SOFT_RESET_CP
);
1263 RREG32(GRBM_SOFT_RESET
);
1265 WREG32(GRBM_SOFT_RESET
, 0);
1267 WREG32(CP_ME_RAM_WADDR
, 0);
1269 fw_data
= (const __be32
*)rdev
->me_fw
->data
;
1270 WREG32(CP_ME_RAM_WADDR
, 0);
1271 for (i
= 0; i
< PM4_UCODE_SIZE
* 3; i
++)
1272 WREG32(CP_ME_RAM_DATA
,
1273 be32_to_cpup(fw_data
++));
1275 fw_data
= (const __be32
*)rdev
->pfp_fw
->data
;
1276 WREG32(CP_PFP_UCODE_ADDR
, 0);
1277 for (i
= 0; i
< PFP_UCODE_SIZE
; i
++)
1278 WREG32(CP_PFP_UCODE_DATA
,
1279 be32_to_cpup(fw_data
++));
1281 WREG32(CP_PFP_UCODE_ADDR
, 0);
1282 WREG32(CP_ME_RAM_WADDR
, 0);
1283 WREG32(CP_ME_RAM_RADDR
, 0);
1287 int r600_cp_start(struct radeon_device
*rdev
)
1292 r
= radeon_ring_lock(rdev
, 7);
1294 DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r
);
1297 radeon_ring_write(rdev
, PACKET3(PACKET3_ME_INITIALIZE
, 5));
1298 radeon_ring_write(rdev
, 0x1);
1299 if (rdev
->family
< CHIP_RV770
) {
1300 radeon_ring_write(rdev
, 0x3);
1301 radeon_ring_write(rdev
, rdev
->config
.r600
.max_hw_contexts
- 1);
1303 radeon_ring_write(rdev
, 0x0);
1304 radeon_ring_write(rdev
, rdev
->config
.rv770
.max_hw_contexts
- 1);
1306 radeon_ring_write(rdev
, PACKET3_ME_INITIALIZE_DEVICE_ID(1));
1307 radeon_ring_write(rdev
, 0);
1308 radeon_ring_write(rdev
, 0);
1309 radeon_ring_unlock_commit(rdev
);
1312 WREG32(R_0086D8_CP_ME_CNTL
, cp_me
);
1316 int r600_cp_resume(struct radeon_device
*rdev
)
1323 WREG32(GRBM_SOFT_RESET
, SOFT_RESET_CP
);
1324 RREG32(GRBM_SOFT_RESET
);
1326 WREG32(GRBM_SOFT_RESET
, 0);
1328 /* Set ring buffer size */
1329 rb_bufsz
= drm_order(rdev
->cp
.ring_size
/ 8);
1330 tmp
= RB_NO_UPDATE
| (drm_order(RADEON_GPU_PAGE_SIZE
/8) << 8) | rb_bufsz
;
1332 tmp
|= BUF_SWAP_32BIT
;
1334 WREG32(CP_RB_CNTL
, tmp
);
1335 WREG32(CP_SEM_WAIT_TIMER
, 0x4);
1337 /* Set the write pointer delay */
1338 WREG32(CP_RB_WPTR_DELAY
, 0);
1340 /* Initialize the ring buffer's read and write pointers */
1341 WREG32(CP_RB_CNTL
, tmp
| RB_RPTR_WR_ENA
);
1342 WREG32(CP_RB_RPTR_WR
, 0);
1343 WREG32(CP_RB_WPTR
, 0);
1344 WREG32(CP_RB_RPTR_ADDR
, rdev
->cp
.gpu_addr
& 0xFFFFFFFF);
1345 WREG32(CP_RB_RPTR_ADDR_HI
, upper_32_bits(rdev
->cp
.gpu_addr
));
1347 WREG32(CP_RB_CNTL
, tmp
);
1349 WREG32(CP_RB_BASE
, rdev
->cp
.gpu_addr
>> 8);
1350 WREG32(CP_DEBUG
, (1 << 27) | (1 << 28));
1352 rdev
->cp
.rptr
= RREG32(CP_RB_RPTR
);
1353 rdev
->cp
.wptr
= RREG32(CP_RB_WPTR
);
1355 r600_cp_start(rdev
);
1356 rdev
->cp
.ready
= true;
1357 r
= radeon_ring_test(rdev
);
1359 rdev
->cp
.ready
= false;
1365 void r600_cp_commit(struct radeon_device
*rdev
)
1367 WREG32(CP_RB_WPTR
, rdev
->cp
.wptr
);
1368 (void)RREG32(CP_RB_WPTR
);
1371 void r600_ring_init(struct radeon_device
*rdev
, unsigned ring_size
)
1375 /* Align ring size */
1376 rb_bufsz
= drm_order(ring_size
/ 8);
1377 ring_size
= (1 << (rb_bufsz
+ 1)) * 4;
1378 rdev
->cp
.ring_size
= ring_size
;
1379 rdev
->cp
.align_mask
= 16 - 1;
1384 * GPU scratch registers helpers function.
1386 void r600_scratch_init(struct radeon_device
*rdev
)
1390 rdev
->scratch
.num_reg
= 7;
1391 for (i
= 0; i
< rdev
->scratch
.num_reg
; i
++) {
1392 rdev
->scratch
.free
[i
] = true;
1393 rdev
->scratch
.reg
[i
] = SCRATCH_REG0
+ (i
* 4);
1397 int r600_ring_test(struct radeon_device
*rdev
)
1404 r
= radeon_scratch_get(rdev
, &scratch
);
1406 DRM_ERROR("radeon: cp failed to get scratch reg (%d).\n", r
);
1409 WREG32(scratch
, 0xCAFEDEAD);
1410 r
= radeon_ring_lock(rdev
, 3);
1412 DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r
);
1413 radeon_scratch_free(rdev
, scratch
);
1416 radeon_ring_write(rdev
, PACKET3(PACKET3_SET_CONFIG_REG
, 1));
1417 radeon_ring_write(rdev
, ((scratch
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2));
1418 radeon_ring_write(rdev
, 0xDEADBEEF);
1419 radeon_ring_unlock_commit(rdev
);
1420 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
1421 tmp
= RREG32(scratch
);
1422 if (tmp
== 0xDEADBEEF)
1426 if (i
< rdev
->usec_timeout
) {
1427 DRM_INFO("ring test succeeded in %d usecs\n", i
);
1429 DRM_ERROR("radeon: ring test failed (scratch(0x%04X)=0x%08X)\n",
1433 radeon_scratch_free(rdev
, scratch
);
1437 void r600_wb_disable(struct radeon_device
*rdev
)
1439 WREG32(SCRATCH_UMSK
, 0);
1440 if (rdev
->wb
.wb_obj
) {
1441 radeon_object_kunmap(rdev
->wb
.wb_obj
);
1442 radeon_object_unpin(rdev
->wb
.wb_obj
);
1446 void r600_wb_fini(struct radeon_device
*rdev
)
1448 r600_wb_disable(rdev
);
1449 if (rdev
->wb
.wb_obj
) {
1450 radeon_object_unref(&rdev
->wb
.wb_obj
);
1452 rdev
->wb
.wb_obj
= NULL
;
1456 int r600_wb_enable(struct radeon_device
*rdev
)
1460 if (rdev
->wb
.wb_obj
== NULL
) {
1461 r
= radeon_object_create(rdev
, NULL
, RADEON_GPU_PAGE_SIZE
, true,
1462 RADEON_GEM_DOMAIN_GTT
, false, &rdev
->wb
.wb_obj
);
1464 dev_warn(rdev
->dev
, "failed to create WB buffer (%d).\n", r
);
1467 r
= radeon_object_pin(rdev
->wb
.wb_obj
, RADEON_GEM_DOMAIN_GTT
,
1468 &rdev
->wb
.gpu_addr
);
1470 dev_warn(rdev
->dev
, "failed to pin WB buffer (%d).\n", r
);
1474 r
= radeon_object_kmap(rdev
->wb
.wb_obj
, (void **)&rdev
->wb
.wb
);
1476 dev_warn(rdev
->dev
, "failed to map WB buffer (%d).\n", r
);
1481 WREG32(SCRATCH_ADDR
, (rdev
->wb
.gpu_addr
>> 8) & 0xFFFFFFFF);
1482 WREG32(CP_RB_RPTR_ADDR
, (rdev
->wb
.gpu_addr
+ 1024) & 0xFFFFFFFC);
1483 WREG32(CP_RB_RPTR_ADDR_HI
, upper_32_bits(rdev
->wb
.gpu_addr
+ 1024) & 0xFF);
1484 WREG32(SCRATCH_UMSK
, 0xff);
1488 void r600_fence_ring_emit(struct radeon_device
*rdev
,
1489 struct radeon_fence
*fence
)
1491 /* Also consider EVENT_WRITE_EOP. it handles the interrupts + timestamps + events */
1492 /* Emit fence sequence & fire IRQ */
1493 radeon_ring_write(rdev
, PACKET3(PACKET3_SET_CONFIG_REG
, 1));
1494 radeon_ring_write(rdev
, ((rdev
->fence_drv
.scratch_reg
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2));
1495 radeon_ring_write(rdev
, fence
->seq
);
1496 /* CP_INTERRUPT packet 3 no longer exists, use packet 0 */
1497 radeon_ring_write(rdev
, PACKET0(CP_INT_STATUS
, 0));
1498 radeon_ring_write(rdev
, RB_INT_STAT
);
1501 int r600_copy_dma(struct radeon_device
*rdev
,
1502 uint64_t src_offset
,
1503 uint64_t dst_offset
,
1505 struct radeon_fence
*fence
)
1507 /* FIXME: implement */
1511 int r600_copy_blit(struct radeon_device
*rdev
,
1512 uint64_t src_offset
, uint64_t dst_offset
,
1513 unsigned num_pages
, struct radeon_fence
*fence
)
1515 r600_blit_prepare_copy(rdev
, num_pages
* RADEON_GPU_PAGE_SIZE
);
1516 r600_kms_blit_copy(rdev
, src_offset
, dst_offset
, num_pages
* RADEON_GPU_PAGE_SIZE
);
1517 r600_blit_done_copy(rdev
, fence
);
1521 int r600_set_surface_reg(struct radeon_device
*rdev
, int reg
,
1522 uint32_t tiling_flags
, uint32_t pitch
,
1523 uint32_t offset
, uint32_t obj_size
)
1525 /* FIXME: implement */
1529 void r600_clear_surface_reg(struct radeon_device
*rdev
, int reg
)
1531 /* FIXME: implement */
1535 bool r600_card_posted(struct radeon_device
*rdev
)
1539 /* first check CRTCs */
1540 reg
= RREG32(D1CRTC_CONTROL
) |
1541 RREG32(D2CRTC_CONTROL
);
1545 /* then check MEM_SIZE, in case the crtcs are off */
1546 if (RREG32(CONFIG_MEMSIZE
))
1552 int r600_startup(struct radeon_device
*rdev
)
1556 r600_mc_program(rdev
);
1557 if (rdev
->flags
& RADEON_IS_AGP
) {
1558 r600_agp_enable(rdev
);
1560 r
= r600_pcie_gart_enable(rdev
);
1564 r600_gpu_init(rdev
);
1566 r
= radeon_object_pin(rdev
->r600_blit
.shader_obj
, RADEON_GEM_DOMAIN_VRAM
,
1567 &rdev
->r600_blit
.shader_gpu_addr
);
1569 DRM_ERROR("failed to pin blit object %d\n", r
);
1574 rdev
->irq
.sw_int
= true;
1575 r
= r600_irq_init(rdev
);
1577 DRM_ERROR("radeon: IH init failed (%d).\n", r
);
1578 radeon_irq_kms_fini(rdev
);
1583 r
= radeon_ring_init(rdev
, rdev
->cp
.ring_size
);
1586 r
= r600_cp_load_microcode(rdev
);
1589 r
= r600_cp_resume(rdev
);
1592 /* write back buffer are not vital so don't worry about failure */
1593 r600_wb_enable(rdev
);
1597 void r600_vga_set_state(struct radeon_device
*rdev
, bool state
)
1601 temp
= RREG32(CONFIG_CNTL
);
1602 if (state
== false) {
1608 WREG32(CONFIG_CNTL
, temp
);
1611 int r600_resume(struct radeon_device
*rdev
)
1615 /* Do not reset GPU before posting, on r600 hw unlike on r500 hw,
1616 * posting will perform necessary task to bring back GPU into good
1620 atom_asic_init(rdev
->mode_info
.atom_context
);
1621 /* Initialize clocks */
1622 r
= radeon_clocks_init(rdev
);
1627 r
= r600_startup(rdev
);
1629 DRM_ERROR("r600 startup failed on resume\n");
1633 r
= r600_ib_test(rdev
);
1635 DRM_ERROR("radeon: failled testing IB (%d).\n", r
);
1641 int r600_suspend(struct radeon_device
*rdev
)
1643 /* FIXME: we should wait for ring to be empty */
1645 rdev
->cp
.ready
= false;
1646 r600_wb_disable(rdev
);
1647 r600_pcie_gart_disable(rdev
);
1648 /* unpin shaders bo */
1649 radeon_object_unpin(rdev
->r600_blit
.shader_obj
);
1653 /* Plan is to move initialization in that function and use
1654 * helper function so that radeon_device_init pretty much
1655 * do nothing more than calling asic specific function. This
1656 * should also allow to remove a bunch of callback function
1659 int r600_init(struct radeon_device
*rdev
)
1663 r
= radeon_dummy_page_init(rdev
);
1666 if (r600_debugfs_mc_info_init(rdev
)) {
1667 DRM_ERROR("Failed to register debugfs file for mc !\n");
1669 /* This don't do much */
1670 r
= radeon_gem_init(rdev
);
1674 if (!radeon_get_bios(rdev
)) {
1675 if (ASIC_IS_AVIVO(rdev
))
1678 /* Must be an ATOMBIOS */
1679 if (!rdev
->is_atom_bios
) {
1680 dev_err(rdev
->dev
, "Expecting atombios for R600 GPU\n");
1683 r
= radeon_atombios_init(rdev
);
1686 /* Post card if necessary */
1687 if (!r600_card_posted(rdev
)) {
1689 dev_err(rdev
->dev
, "Card not posted and no BIOS - ignoring\n");
1692 DRM_INFO("GPU not posted. posting now...\n");
1693 atom_asic_init(rdev
->mode_info
.atom_context
);
1695 /* Initialize scratch registers */
1696 r600_scratch_init(rdev
);
1697 /* Initialize surface registers */
1698 radeon_surface_init(rdev
);
1699 /* Initialize clocks */
1700 radeon_get_clock_info(rdev
->ddev
);
1701 r
= radeon_clocks_init(rdev
);
1704 /* Initialize power management */
1705 radeon_pm_init(rdev
);
1707 r
= radeon_fence_driver_init(rdev
);
1710 r
= r600_mc_init(rdev
);
1713 /* Memory manager */
1714 r
= radeon_object_init(rdev
);
1718 r
= radeon_irq_kms_init(rdev
);
1722 rdev
->cp
.ring_obj
= NULL
;
1723 r600_ring_init(rdev
, 1024 * 1024);
1725 rdev
->ih
.ring_obj
= NULL
;
1726 r600_ih_ring_init(rdev
, 64 * 1024);
1728 if (!rdev
->me_fw
|| !rdev
->pfp_fw
|| !rdev
->rlc_fw
) {
1729 r
= r600_init_microcode(rdev
);
1731 DRM_ERROR("Failed to load firmware!\n");
1736 r
= r600_pcie_gart_init(rdev
);
1740 rdev
->accel_working
= true;
1741 r
= r600_blit_init(rdev
);
1743 DRM_ERROR("radeon: failled blitter (%d).\n", r
);
1747 r
= r600_startup(rdev
);
1751 radeon_ring_fini(rdev
);
1752 r600_pcie_gart_fini(rdev
);
1753 rdev
->accel_working
= false;
1755 if (rdev
->accel_working
) {
1756 r
= radeon_ib_pool_init(rdev
);
1758 DRM_ERROR("radeon: failled initializing IB pool (%d).\n", r
);
1759 rdev
->accel_working
= false;
1761 r
= r600_ib_test(rdev
);
1763 DRM_ERROR("radeon: failled testing IB (%d).\n", r
);
1764 rdev
->accel_working
= false;
1770 void r600_fini(struct radeon_device
*rdev
)
1772 /* Suspend operations */
1775 r600_blit_fini(rdev
);
1776 r600_irq_fini(rdev
);
1777 radeon_irq_kms_fini(rdev
);
1778 radeon_ring_fini(rdev
);
1780 r600_pcie_gart_fini(rdev
);
1781 radeon_gem_fini(rdev
);
1782 radeon_fence_driver_fini(rdev
);
1783 radeon_clocks_fini(rdev
);
1784 if (rdev
->flags
& RADEON_IS_AGP
)
1785 radeon_agp_fini(rdev
);
1786 radeon_object_fini(rdev
);
1787 radeon_atombios_fini(rdev
);
1790 radeon_dummy_page_fini(rdev
);
1797 void r600_ring_ib_execute(struct radeon_device
*rdev
, struct radeon_ib
*ib
)
1799 /* FIXME: implement */
1800 radeon_ring_write(rdev
, PACKET3(PACKET3_INDIRECT_BUFFER
, 2));
1801 radeon_ring_write(rdev
, ib
->gpu_addr
& 0xFFFFFFFC);
1802 radeon_ring_write(rdev
, upper_32_bits(ib
->gpu_addr
) & 0xFF);
1803 radeon_ring_write(rdev
, ib
->length_dw
);
1806 int r600_ib_test(struct radeon_device
*rdev
)
1808 struct radeon_ib
*ib
;
1814 r
= radeon_scratch_get(rdev
, &scratch
);
1816 DRM_ERROR("radeon: failed to get scratch reg (%d).\n", r
);
1819 WREG32(scratch
, 0xCAFEDEAD);
1820 r
= radeon_ib_get(rdev
, &ib
);
1822 DRM_ERROR("radeon: failed to get ib (%d).\n", r
);
1825 ib
->ptr
[0] = PACKET3(PACKET3_SET_CONFIG_REG
, 1);
1826 ib
->ptr
[1] = ((scratch
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2);
1827 ib
->ptr
[2] = 0xDEADBEEF;
1828 ib
->ptr
[3] = PACKET2(0);
1829 ib
->ptr
[4] = PACKET2(0);
1830 ib
->ptr
[5] = PACKET2(0);
1831 ib
->ptr
[6] = PACKET2(0);
1832 ib
->ptr
[7] = PACKET2(0);
1833 ib
->ptr
[8] = PACKET2(0);
1834 ib
->ptr
[9] = PACKET2(0);
1835 ib
->ptr
[10] = PACKET2(0);
1836 ib
->ptr
[11] = PACKET2(0);
1837 ib
->ptr
[12] = PACKET2(0);
1838 ib
->ptr
[13] = PACKET2(0);
1839 ib
->ptr
[14] = PACKET2(0);
1840 ib
->ptr
[15] = PACKET2(0);
1842 r
= radeon_ib_schedule(rdev
, ib
);
1844 radeon_scratch_free(rdev
, scratch
);
1845 radeon_ib_free(rdev
, &ib
);
1846 DRM_ERROR("radeon: failed to schedule ib (%d).\n", r
);
1849 r
= radeon_fence_wait(ib
->fence
, false);
1851 DRM_ERROR("radeon: fence wait failed (%d).\n", r
);
1854 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
1855 tmp
= RREG32(scratch
);
1856 if (tmp
== 0xDEADBEEF)
1860 if (i
< rdev
->usec_timeout
) {
1861 DRM_INFO("ib test succeeded in %u usecs\n", i
);
1863 DRM_ERROR("radeon: ib test failed (sracth(0x%04X)=0x%08X)\n",
1867 radeon_scratch_free(rdev
, scratch
);
1868 radeon_ib_free(rdev
, &ib
);
1875 * Interrupts use a ring buffer on r6xx/r7xx hardware. It works pretty
1876 * the same as the CP ring buffer, but in reverse. Rather than the CPU
1877 * writing to the ring and the GPU consuming, the GPU writes to the ring
1878 * and host consumes. As the host irq handler processes interrupts, it
1879 * increments the rptr. When the rptr catches up with the wptr, all the
1880 * current interrupts have been processed.
1883 void r600_ih_ring_init(struct radeon_device
*rdev
, unsigned ring_size
)
1887 /* Align ring size */
1888 rb_bufsz
= drm_order(ring_size
/ 4);
1889 ring_size
= (1 << rb_bufsz
) * 4;
1890 rdev
->ih
.ring_size
= ring_size
;
1891 rdev
->ih
.align_mask
= 4 - 1;
1894 static int r600_ih_ring_alloc(struct radeon_device
*rdev
, unsigned ring_size
)
1898 rdev
->ih
.ring_size
= ring_size
;
1899 /* Allocate ring buffer */
1900 if (rdev
->ih
.ring_obj
== NULL
) {
1901 r
= radeon_object_create(rdev
, NULL
, rdev
->ih
.ring_size
,
1903 RADEON_GEM_DOMAIN_GTT
,
1905 &rdev
->ih
.ring_obj
);
1907 DRM_ERROR("radeon: failed to create ih ring buffer (%d).\n", r
);
1910 r
= radeon_object_pin(rdev
->ih
.ring_obj
,
1911 RADEON_GEM_DOMAIN_GTT
,
1912 &rdev
->ih
.gpu_addr
);
1914 DRM_ERROR("radeon: failed to pin ih ring buffer (%d).\n", r
);
1917 r
= radeon_object_kmap(rdev
->ih
.ring_obj
,
1918 (void **)&rdev
->ih
.ring
);
1920 DRM_ERROR("radeon: failed to map ih ring buffer (%d).\n", r
);
1924 rdev
->ih
.ptr_mask
= (rdev
->cp
.ring_size
/ 4) - 1;
1930 static void r600_ih_ring_fini(struct radeon_device
*rdev
)
1932 if (rdev
->ih
.ring_obj
) {
1933 radeon_object_kunmap(rdev
->ih
.ring_obj
);
1934 radeon_object_unpin(rdev
->ih
.ring_obj
);
1935 radeon_object_unref(&rdev
->ih
.ring_obj
);
1936 rdev
->ih
.ring
= NULL
;
1937 rdev
->ih
.ring_obj
= NULL
;
1941 static void r600_rlc_stop(struct radeon_device
*rdev
)
1944 if (rdev
->family
>= CHIP_RV770
) {
1945 /* r7xx asics need to soft reset RLC before halting */
1946 WREG32(SRBM_SOFT_RESET
, SOFT_RESET_RLC
);
1947 RREG32(SRBM_SOFT_RESET
);
1949 WREG32(SRBM_SOFT_RESET
, 0);
1950 RREG32(SRBM_SOFT_RESET
);
1953 WREG32(RLC_CNTL
, 0);
1956 static void r600_rlc_start(struct radeon_device
*rdev
)
1958 WREG32(RLC_CNTL
, RLC_ENABLE
);
1961 static int r600_rlc_init(struct radeon_device
*rdev
)
1964 const __be32
*fw_data
;
1969 r600_rlc_stop(rdev
);
1971 WREG32(RLC_HB_BASE
, 0);
1972 WREG32(RLC_HB_CNTL
, 0);
1973 WREG32(RLC_HB_RPTR
, 0);
1974 WREG32(RLC_HB_WPTR
, 0);
1975 WREG32(RLC_HB_WPTR_LSB_ADDR
, 0);
1976 WREG32(RLC_HB_WPTR_MSB_ADDR
, 0);
1977 WREG32(RLC_MC_CNTL
, 0);
1978 WREG32(RLC_UCODE_CNTL
, 0);
1980 fw_data
= (const __be32
*)rdev
->rlc_fw
->data
;
1981 if (rdev
->family
>= CHIP_RV770
) {
1982 for (i
= 0; i
< R700_RLC_UCODE_SIZE
; i
++) {
1983 WREG32(RLC_UCODE_ADDR
, i
);
1984 WREG32(RLC_UCODE_DATA
, be32_to_cpup(fw_data
++));
1987 for (i
= 0; i
< RLC_UCODE_SIZE
; i
++) {
1988 WREG32(RLC_UCODE_ADDR
, i
);
1989 WREG32(RLC_UCODE_DATA
, be32_to_cpup(fw_data
++));
1992 WREG32(RLC_UCODE_ADDR
, 0);
1994 r600_rlc_start(rdev
);
1999 static void r600_enable_interrupts(struct radeon_device
*rdev
)
2001 u32 ih_cntl
= RREG32(IH_CNTL
);
2002 u32 ih_rb_cntl
= RREG32(IH_RB_CNTL
);
2004 ih_cntl
|= ENABLE_INTR
;
2005 ih_rb_cntl
|= IH_RB_ENABLE
;
2006 WREG32(IH_CNTL
, ih_cntl
);
2007 WREG32(IH_RB_CNTL
, ih_rb_cntl
);
2008 rdev
->ih
.enabled
= true;
2011 static void r600_disable_interrupts(struct radeon_device
*rdev
)
2013 u32 ih_rb_cntl
= RREG32(IH_RB_CNTL
);
2014 u32 ih_cntl
= RREG32(IH_CNTL
);
2016 ih_rb_cntl
&= ~IH_RB_ENABLE
;
2017 ih_cntl
&= ~ENABLE_INTR
;
2018 WREG32(IH_RB_CNTL
, ih_rb_cntl
);
2019 WREG32(IH_CNTL
, ih_cntl
);
2020 /* set rptr, wptr to 0 */
2021 WREG32(IH_RB_RPTR
, 0);
2022 WREG32(IH_RB_WPTR
, 0);
2023 rdev
->ih
.enabled
= false;
2028 int r600_irq_init(struct radeon_device
*rdev
)
2032 u32 interrupt_cntl
, ih_cntl
, ih_rb_cntl
;
2035 ret
= r600_ih_ring_alloc(rdev
, rdev
->ih
.ring_size
);
2040 r600_disable_interrupts(rdev
);
2043 ret
= r600_rlc_init(rdev
);
2045 r600_ih_ring_fini(rdev
);
2049 /* setup interrupt control */
2050 /* set dummy read address to ring address */
2051 WREG32(INTERRUPT_CNTL2
, rdev
->ih
.gpu_addr
>> 8);
2052 interrupt_cntl
= RREG32(INTERRUPT_CNTL
);
2053 /* IH_DUMMY_RD_OVERRIDE=0 - dummy read disabled with msi, enabled without msi
2054 * IH_DUMMY_RD_OVERRIDE=1 - dummy read controlled by IH_DUMMY_RD_EN
2056 interrupt_cntl
&= ~IH_DUMMY_RD_OVERRIDE
;
2057 /* IH_REQ_NONSNOOP_EN=1 if ring is in non-cacheable memory, e.g., vram */
2058 interrupt_cntl
&= ~IH_REQ_NONSNOOP_EN
;
2059 WREG32(INTERRUPT_CNTL
, interrupt_cntl
);
2061 WREG32(IH_RB_BASE
, rdev
->ih
.gpu_addr
>> 8);
2062 rb_bufsz
= drm_order(rdev
->ih
.ring_size
/ 4);
2064 ih_rb_cntl
= (IH_WPTR_OVERFLOW_ENABLE
|
2065 IH_WPTR_OVERFLOW_CLEAR
|
2067 /* WPTR writeback, not yet */
2068 /*ih_rb_cntl |= IH_WPTR_WRITEBACK_ENABLE;*/
2069 WREG32(IH_RB_WPTR_ADDR_LO
, 0);
2070 WREG32(IH_RB_WPTR_ADDR_HI
, 0);
2072 WREG32(IH_RB_CNTL
, ih_rb_cntl
);
2074 /* set rptr, wptr to 0 */
2075 WREG32(IH_RB_RPTR
, 0);
2076 WREG32(IH_RB_WPTR
, 0);
2078 /* Default settings for IH_CNTL (disabled at first) */
2079 ih_cntl
= MC_WRREQ_CREDIT(0x10) | MC_WR_CLEAN_CNT(0x10);
2080 /* RPTR_REARM only works if msi's are enabled */
2081 if (rdev
->msi_enabled
)
2082 ih_cntl
|= RPTR_REARM
;
2085 ih_cntl
|= IH_MC_SWAP(IH_MC_SWAP_32BIT
);
2087 WREG32(IH_CNTL
, ih_cntl
);
2089 /* force the active interrupt state to all disabled */
2090 WREG32(CP_INT_CNTL
, 0);
2091 WREG32(GRBM_INT_CNTL
, 0);
2092 WREG32(DxMODE_INT_MASK
, 0);
2095 r600_enable_interrupts(rdev
);
2100 void r600_irq_fini(struct radeon_device
*rdev
)
2102 r600_disable_interrupts(rdev
);
2103 r600_rlc_stop(rdev
);
2104 r600_ih_ring_fini(rdev
);
2107 int r600_irq_set(struct radeon_device
*rdev
)
2109 uint32_t cp_int_cntl
= CNTX_BUSY_INT_ENABLE
| CNTX_EMPTY_INT_ENABLE
;
2110 uint32_t mode_int
= 0;
2112 /* don't enable anything if the ih is disabled */
2113 if (!rdev
->ih
.enabled
)
2116 if (rdev
->irq
.sw_int
) {
2117 DRM_DEBUG("r600_irq_set: sw int\n");
2118 cp_int_cntl
|= RB_INT_ENABLE
;
2120 if (rdev
->irq
.crtc_vblank_int
[0]) {
2121 DRM_DEBUG("r600_irq_set: vblank 0\n");
2122 mode_int
|= D1MODE_VBLANK_INT_MASK
;
2124 if (rdev
->irq
.crtc_vblank_int
[1]) {
2125 DRM_DEBUG("r600_irq_set: vblank 1\n");
2126 mode_int
|= D2MODE_VBLANK_INT_MASK
;
2129 WREG32(CP_INT_CNTL
, cp_int_cntl
);
2130 WREG32(DxMODE_INT_MASK
, mode_int
);
2135 static inline void r600_irq_ack(struct radeon_device
*rdev
, u32 disp_int
)
2138 if (disp_int
& LB_D1_VBLANK_INTERRUPT
)
2139 WREG32(D1MODE_VBLANK_STATUS
, DxMODE_VBLANK_ACK
);
2140 if (disp_int
& LB_D1_VLINE_INTERRUPT
)
2141 WREG32(D1MODE_VLINE_STATUS
, DxMODE_VLINE_ACK
);
2142 if (disp_int
& LB_D2_VBLANK_INTERRUPT
)
2143 WREG32(D2MODE_VBLANK_STATUS
, DxMODE_VBLANK_ACK
);
2144 if (disp_int
& LB_D2_VLINE_INTERRUPT
)
2145 WREG32(D2MODE_VLINE_STATUS
, DxMODE_VLINE_ACK
);
2149 void r600_irq_disable(struct radeon_device
*rdev
)
2153 r600_disable_interrupts(rdev
);
2154 /* Wait and acknowledge irq */
2156 if (ASIC_IS_DCE3(rdev
))
2157 disp_int
= RREG32(DCE3_DISP_INTERRUPT_STATUS
);
2159 disp_int
= RREG32(DISP_INTERRUPT_STATUS
);
2160 r600_irq_ack(rdev
, disp_int
);
2163 static inline u32
r600_get_ih_wptr(struct radeon_device
*rdev
)
2167 /* XXX use writeback */
2168 wptr
= RREG32(IH_RB_WPTR
);
2170 if (wptr
& RB_OVERFLOW
) {
2172 /* XXX deal with overflow */
2173 DRM_ERROR("IH RB overflow\n");
2174 tmp
= RREG32(IH_RB_CNTL
);
2175 tmp
|= IH_WPTR_OVERFLOW_CLEAR
;
2176 WREG32(IH_RB_CNTL
, tmp
);
2178 wptr
= wptr
& WPTR_OFFSET_MASK
;
2184 * Each IV ring entry is 128 bits:
2185 * [7:0] - interrupt source id
2187 * [59:32] - interrupt source data
2188 * [127:60] - reserved
2190 * The basic interrupt vector entries
2191 * are decoded as follows:
2192 * src_id src_data description
2197 * 19 0 FP Hot plug detection A
2198 * 19 1 FP Hot plug detection B
2199 * 19 2 DAC A auto-detection
2200 * 19 3 DAC B auto-detection
2204 * 181 - EOP Interrupt
2207 * Note, these are based on r600 and may need to be
2208 * adjusted or added to on newer asics
2211 int r600_irq_process(struct radeon_device
*rdev
)
2213 u32 wptr
= r600_get_ih_wptr(rdev
);
2214 u32 rptr
= rdev
->ih
.rptr
;
2215 u32 src_id
, src_data
;
2216 u32 last_entry
= rdev
->ih
.ring_size
- 16;
2217 u32 ring_index
, disp_int
;
2218 unsigned long flags
;
2220 DRM_DEBUG("r600_irq_process start: rptr %d, wptr %d\n", rptr
, wptr
);
2222 spin_lock_irqsave(&rdev
->ih
.lock
, flags
);
2225 spin_unlock_irqrestore(&rdev
->ih
.lock
, flags
);
2228 if (rdev
->shutdown
) {
2229 spin_unlock_irqrestore(&rdev
->ih
.lock
, flags
);
2234 /* display interrupts */
2235 if (ASIC_IS_DCE3(rdev
))
2236 disp_int
= RREG32(DCE3_DISP_INTERRUPT_STATUS
);
2238 disp_int
= RREG32(DISP_INTERRUPT_STATUS
);
2239 r600_irq_ack(rdev
, disp_int
);
2241 rdev
->ih
.wptr
= wptr
;
2242 while (rptr
!= wptr
) {
2243 /* wptr/rptr are in bytes! */
2244 ring_index
= rptr
/ 4;
2245 src_id
= rdev
->ih
.ring
[ring_index
] & 0xff;
2246 src_data
= rdev
->ih
.ring
[ring_index
+ 1] & 0xfffffff;
2249 case 1: /* D1 vblank/vline */
2251 case 0: /* D1 vblank */
2252 if (disp_int
& LB_D1_VBLANK_INTERRUPT
) {
2253 drm_handle_vblank(rdev
->ddev
, 0);
2254 disp_int
&= ~LB_D1_VBLANK_INTERRUPT
;
2255 DRM_DEBUG("IH: D1 vblank\n");
2258 case 1: /* D1 vline */
2259 if (disp_int
& LB_D1_VLINE_INTERRUPT
) {
2260 disp_int
&= ~LB_D1_VLINE_INTERRUPT
;
2261 DRM_DEBUG("IH: D1 vline\n");
2265 DRM_ERROR("Unhandled interrupt: %d %d\n", src_id
, src_data
);
2269 case 5: /* D2 vblank/vline */
2271 case 0: /* D2 vblank */
2272 if (disp_int
& LB_D2_VBLANK_INTERRUPT
) {
2273 drm_handle_vblank(rdev
->ddev
, 1);
2274 disp_int
&= ~LB_D2_VBLANK_INTERRUPT
;
2275 DRM_DEBUG("IH: D2 vblank\n");
2278 case 1: /* D1 vline */
2279 if (disp_int
& LB_D2_VLINE_INTERRUPT
) {
2280 disp_int
&= ~LB_D2_VLINE_INTERRUPT
;
2281 DRM_DEBUG("IH: D2 vline\n");
2285 DRM_ERROR("Unhandled interrupt: %d %d\n", src_id
, src_data
);
2289 case 176: /* CP_INT in ring buffer */
2290 case 177: /* CP_INT in IB1 */
2291 case 178: /* CP_INT in IB2 */
2292 DRM_DEBUG("IH: CP int: 0x%08x\n", src_data
);
2293 radeon_fence_process(rdev
);
2295 case 181: /* CP EOP event */
2296 DRM_DEBUG("IH: CP EOP\n");
2299 DRM_ERROR("Unhandled interrupt: %d %d\n", src_id
, src_data
);
2303 /* wptr/rptr are in bytes! */
2304 if (rptr
== last_entry
)
2309 /* make sure wptr hasn't changed while processing */
2310 wptr
= r600_get_ih_wptr(rdev
);
2311 if (wptr
!= rdev
->ih
.wptr
)
2313 rdev
->ih
.rptr
= rptr
;
2314 WREG32(IH_RB_RPTR
, rdev
->ih
.rptr
);
2315 spin_unlock_irqrestore(&rdev
->ih
.lock
, flags
);
2322 #if defined(CONFIG_DEBUG_FS)
2324 static int r600_debugfs_cp_ring_info(struct seq_file
*m
, void *data
)
2326 struct drm_info_node
*node
= (struct drm_info_node
*) m
->private;
2327 struct drm_device
*dev
= node
->minor
->dev
;
2328 struct radeon_device
*rdev
= dev
->dev_private
;
2330 unsigned count
, i
, j
;
2332 radeon_ring_free_size(rdev
);
2333 rdp
= RREG32(CP_RB_RPTR
);
2334 wdp
= RREG32(CP_RB_WPTR
);
2335 count
= (rdp
+ rdev
->cp
.ring_size
- wdp
) & rdev
->cp
.ptr_mask
;
2336 seq_printf(m
, "CP_STAT 0x%08x\n", RREG32(CP_STAT
));
2337 seq_printf(m
, "CP_RB_WPTR 0x%08x\n", wdp
);
2338 seq_printf(m
, "CP_RB_RPTR 0x%08x\n", rdp
);
2339 seq_printf(m
, "%u free dwords in ring\n", rdev
->cp
.ring_free_dw
);
2340 seq_printf(m
, "%u dwords in ring\n", count
);
2341 for (j
= 0; j
<= count
; j
++) {
2342 i
= (rdp
+ j
) & rdev
->cp
.ptr_mask
;
2343 seq_printf(m
, "r[%04d]=0x%08x\n", i
, rdev
->cp
.ring
[i
]);
2348 static int r600_debugfs_mc_info(struct seq_file
*m
, void *data
)
2350 struct drm_info_node
*node
= (struct drm_info_node
*) m
->private;
2351 struct drm_device
*dev
= node
->minor
->dev
;
2352 struct radeon_device
*rdev
= dev
->dev_private
;
2354 DREG32_SYS(m
, rdev
, R_000E50_SRBM_STATUS
);
2355 DREG32_SYS(m
, rdev
, VM_L2_STATUS
);
2359 static struct drm_info_list r600_mc_info_list
[] = {
2360 {"r600_mc_info", r600_debugfs_mc_info
, 0, NULL
},
2361 {"r600_ring_info", r600_debugfs_cp_ring_info
, 0, NULL
},
2365 int r600_debugfs_mc_info_init(struct radeon_device
*rdev
)
2367 #if defined(CONFIG_DEBUG_FS)
2368 return radeon_debugfs_add_files(rdev
, r600_mc_info_list
, ARRAY_SIZE(r600_mc_info_list
));