projects / deliverable / linux.git / blob
? search:


cd6a48099547232feb99b47a0b432cc6bc949224
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon.h
1 /*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28 #ifndef __RADEON_H__
29 #define __RADEON_H__
30
31 /* TODO: Here are things that needs to be done :
32 * - surface allocator & initializer : (bit like scratch reg) should
33 * initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
34 * related to surface
35 * - WB : write back stuff (do it bit like scratch reg things)
36 * - Vblank : look at Jesse's rework and what we should do
37 * - r600/r700: gart & cp
38 * - cs : clean cs ioctl use bitmap & things like that.
39 * - power management stuff
40 * - Barrier in gart code
41 * - Unmappabled vram ?
42 * - TESTING, TESTING, TESTING
43 */
44
45 /* Initialization path:
46 * We expect that acceleration initialization might fail for various
47 * reasons even thought we work hard to make it works on most
48 * configurations. In order to still have a working userspace in such
49 * situation the init path must succeed up to the memory controller
50 * initialization point. Failure before this point are considered as
51 * fatal error. Here is the init callchain :
52 * radeon_device_init perform common structure, mutex initialization
53 * asic_init setup the GPU memory layout and perform all
54 * one time initialization (failure in this
55 * function are considered fatal)
56 * asic_startup setup the GPU acceleration, in order to
57 * follow guideline the first thing this
58 * function should do is setting the GPU
59 * memory controller (only MC setup failure
60 * are considered as fatal)
61 */
62
63 #include <linux/atomic.h>
64 #include <linux/wait.h>
65 #include <linux/list.h>
66 #include <linux/kref.h>
67
68 #include <ttm/ttm_bo_api.h>
69 #include <ttm/ttm_bo_driver.h>
70 #include <ttm/ttm_placement.h>
71 #include <ttm/ttm_module.h>
72 #include <ttm/ttm_execbuf_util.h>
73
74 #include "radeon_family.h"
75 #include "radeon_mode.h"
76 #include "radeon_reg.h"
77
78 /*
79 * Modules parameters.
80 */
81 extern int radeon_no_wb;
82 extern int radeon_modeset;
83 extern int radeon_dynclks;
84 extern int radeon_r4xx_atom;
85 extern int radeon_agpmode;
86 extern int radeon_vram_limit;
87 extern int radeon_gart_size;
88 extern int radeon_benchmarking;
89 extern int radeon_testing;
90 extern int radeon_connector_table;
91 extern int radeon_tv;
92 extern int radeon_audio;
93 extern int radeon_disp_priority;
94 extern int radeon_hw_i2c;
95 extern int radeon_pcie_gen2;
96 extern int radeon_msi;
97 extern int radeon_lockup_timeout;
98 extern int radeon_fastfb;
99 extern int radeon_dpm;
100 extern int radeon_aspm;
101 extern int radeon_runtime_pm;
102 extern int radeon_hard_reset;
103
104 /*
105 * Copy from radeon_drv.h so we don't have to include both and have conflicting
106 * symbol;
107 */
108 #define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
109 #define RADEON_FENCE_JIFFIES_TIMEOUT (HZ / 2)
110 /* RADEON_IB_POOL_SIZE must be a power of 2 */
111 #define RADEON_IB_POOL_SIZE 16
112 #define RADEON_DEBUGFS_MAX_COMPONENTS 32
113 #define RADEONFB_CONN_LIMIT 4
114 #define RADEON_BIOS_NUM_SCRATCH 8
115
116 /* fence seq are set to this number when signaled */
117 #define RADEON_FENCE_SIGNALED_SEQ 0LL
118
119 /* internal ring indices */
120 /* r1xx+ has gfx CP ring */
121 #define RADEON_RING_TYPE_GFX_INDEX 0
122
123 /* cayman has 2 compute CP rings */
124 #define CAYMAN_RING_TYPE_CP1_INDEX 1
125 #define CAYMAN_RING_TYPE_CP2_INDEX 2
126
127 /* R600+ has an async dma ring */
128 #define R600_RING_TYPE_DMA_INDEX 3
129 /* cayman add a second async dma ring */
130 #define CAYMAN_RING_TYPE_DMA1_INDEX 4
131
132 /* R600+ */
133 #define R600_RING_TYPE_UVD_INDEX 5
134
135 /* TN+ */
136 #define TN_RING_TYPE_VCE1_INDEX 6
137 #define TN_RING_TYPE_VCE2_INDEX 7
138
139 /* max number of rings */
140 #define RADEON_NUM_RINGS 8
141
142 /* number of hw syncs before falling back on blocking */
143 #define RADEON_NUM_SYNCS 4
144
145 /* number of hw syncs before falling back on blocking */
146 #define RADEON_NUM_SYNCS 4
147
148 /* hardcode those limit for now */
149 #define RADEON_VA_IB_OFFSET (1 << 20)
150 #define RADEON_VA_RESERVED_SIZE (8 << 20)
151 #define RADEON_IB_VM_MAX_SIZE (64 << 10)
152
153 /* hard reset data */
154 #define RADEON_ASIC_RESET_DATA 0x39d5e86b
155
156 /* reset flags */
157 #define RADEON_RESET_GFX (1 << 0)
158 #define RADEON_RESET_COMPUTE (1 << 1)
159 #define RADEON_RESET_DMA (1 << 2)
160 #define RADEON_RESET_CP (1 << 3)
161 #define RADEON_RESET_GRBM (1 << 4)
162 #define RADEON_RESET_DMA1 (1 << 5)
163 #define RADEON_RESET_RLC (1 << 6)
164 #define RADEON_RESET_SEM (1 << 7)
165 #define RADEON_RESET_IH (1 << 8)
166 #define RADEON_RESET_VMC (1 << 9)
167 #define RADEON_RESET_MC (1 << 10)
168 #define RADEON_RESET_DISPLAY (1 << 11)
169
170 /* CG block flags */
171 #define RADEON_CG_BLOCK_GFX (1 << 0)
172 #define RADEON_CG_BLOCK_MC (1 << 1)
173 #define RADEON_CG_BLOCK_SDMA (1 << 2)
174 #define RADEON_CG_BLOCK_UVD (1 << 3)
175 #define RADEON_CG_BLOCK_VCE (1 << 4)
176 #define RADEON_CG_BLOCK_HDP (1 << 5)
177 #define RADEON_CG_BLOCK_BIF (1 << 6)
178
179 /* CG flags */
180 #define RADEON_CG_SUPPORT_GFX_MGCG (1 << 0)
181 #define RADEON_CG_SUPPORT_GFX_MGLS (1 << 1)
182 #define RADEON_CG_SUPPORT_GFX_CGCG (1 << 2)
183 #define RADEON_CG_SUPPORT_GFX_CGLS (1 << 3)
184 #define RADEON_CG_SUPPORT_GFX_CGTS (1 << 4)
185 #define RADEON_CG_SUPPORT_GFX_CGTS_LS (1 << 5)
186 #define RADEON_CG_SUPPORT_GFX_CP_LS (1 << 6)
187 #define RADEON_CG_SUPPORT_GFX_RLC_LS (1 << 7)
188 #define RADEON_CG_SUPPORT_MC_LS (1 << 8)
189 #define RADEON_CG_SUPPORT_MC_MGCG (1 << 9)
190 #define RADEON_CG_SUPPORT_SDMA_LS (1 << 10)
191 #define RADEON_CG_SUPPORT_SDMA_MGCG (1 << 11)
192 #define RADEON_CG_SUPPORT_BIF_LS (1 << 12)
193 #define RADEON_CG_SUPPORT_UVD_MGCG (1 << 13)
194 #define RADEON_CG_SUPPORT_VCE_MGCG (1 << 14)
195 #define RADEON_CG_SUPPORT_HDP_LS (1 << 15)
196 #define RADEON_CG_SUPPORT_HDP_MGCG (1 << 16)
197
198 /* PG flags */
199 #define RADEON_PG_SUPPORT_GFX_PG (1 << 0)
200 #define RADEON_PG_SUPPORT_GFX_SMG (1 << 1)
201 #define RADEON_PG_SUPPORT_GFX_DMG (1 << 2)
202 #define RADEON_PG_SUPPORT_UVD (1 << 3)
203 #define RADEON_PG_SUPPORT_VCE (1 << 4)
204 #define RADEON_PG_SUPPORT_CP (1 << 5)
205 #define RADEON_PG_SUPPORT_GDS (1 << 6)
206 #define RADEON_PG_SUPPORT_RLC_SMU_HS (1 << 7)
207 #define RADEON_PG_SUPPORT_SDMA (1 << 8)
208 #define RADEON_PG_SUPPORT_ACP (1 << 9)
209 #define RADEON_PG_SUPPORT_SAMU (1 << 10)
210
211 /* max cursor sizes (in pixels) */
212 #define CURSOR_WIDTH 64
213 #define CURSOR_HEIGHT 64
214
215 #define CIK_CURSOR_WIDTH 128
216 #define CIK_CURSOR_HEIGHT 128
217
218 /*
219 * Errata workarounds.
220 */
221 enum radeon_pll_errata {
222 CHIP_ERRATA_R300_CG = 0x00000001,
223 CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,
224 CHIP_ERRATA_PLL_DELAY = 0x00000004
225 };
226
227
228 struct radeon_device;
229
230
231 /*
232 * BIOS.
233 */
234 bool radeon_get_bios(struct radeon_device *rdev);
235
236 /*
237 * Dummy page
238 */
239 struct radeon_dummy_page {
240 struct page *page;
241 dma_addr_t addr;
242 };
243 int radeon_dummy_page_init(struct radeon_device *rdev);
244 void radeon_dummy_page_fini(struct radeon_device *rdev);
245
246
247 /*
248 * Clocks
249 */
250 struct radeon_clock {
251 struct radeon_pll p1pll;
252 struct radeon_pll p2pll;
253 struct radeon_pll dcpll;
254 struct radeon_pll spll;
255 struct radeon_pll mpll;
256 /* 10 Khz units */
257 uint32_t default_mclk;
258 uint32_t default_sclk;
259 uint32_t default_dispclk;
260 uint32_t current_dispclk;
261 uint32_t dp_extclk;
262 uint32_t max_pixel_clock;
263 };
264
265 /*
266 * Power management
267 */
268 int radeon_pm_init(struct radeon_device *rdev);
269 int radeon_pm_late_init(struct radeon_device *rdev);
270 void radeon_pm_fini(struct radeon_device *rdev);
271 void radeon_pm_compute_clocks(struct radeon_device *rdev);
272 void radeon_pm_suspend(struct radeon_device *rdev);
273 void radeon_pm_resume(struct radeon_device *rdev);
274 void radeon_combios_get_power_modes(struct radeon_device *rdev);
275 void radeon_atombios_get_power_modes(struct radeon_device *rdev);
276 int radeon_atom_get_clock_dividers(struct radeon_device *rdev,
277 u8 clock_type,
278 u32 clock,
279 bool strobe_mode,
280 struct atom_clock_dividers *dividers);
281 int radeon_atom_get_memory_pll_dividers(struct radeon_device *rdev,
282 u32 clock,
283 bool strobe_mode,
284 struct atom_mpll_param *mpll_param);
285 void radeon_atom_set_voltage(struct radeon_device *rdev, u16 voltage_level, u8 voltage_type);
286 int radeon_atom_get_voltage_gpio_settings(struct radeon_device *rdev,
287 u16 voltage_level, u8 voltage_type,
288 u32 *gpio_value, u32 *gpio_mask);
289 void radeon_atom_set_engine_dram_timings(struct radeon_device *rdev,
290 u32 eng_clock, u32 mem_clock);
291 int radeon_atom_get_voltage_step(struct radeon_device *rdev,
292 u8 voltage_type, u16 *voltage_step);
293 int radeon_atom_get_max_vddc(struct radeon_device *rdev, u8 voltage_type,
294 u16 voltage_id, u16 *voltage);
295 int radeon_atom_get_leakage_vddc_based_on_leakage_idx(struct radeon_device *rdev,
296 u16 *voltage,
297 u16 leakage_idx);
298 int radeon_atom_get_leakage_id_from_vbios(struct radeon_device *rdev,
299 u16 *leakage_id);
300 int radeon_atom_get_leakage_vddc_based_on_leakage_params(struct radeon_device *rdev,
301 u16 *vddc, u16 *vddci,
302 u16 virtual_voltage_id,
303 u16 vbios_voltage_id);
304 int radeon_atom_round_to_true_voltage(struct radeon_device *rdev,
305 u8 voltage_type,
306 u16 nominal_voltage,
307 u16 *true_voltage);
308 int radeon_atom_get_min_voltage(struct radeon_device *rdev,
309 u8 voltage_type, u16 *min_voltage);
310 int radeon_atom_get_max_voltage(struct radeon_device *rdev,
311 u8 voltage_type, u16 *max_voltage);
312 int radeon_atom_get_voltage_table(struct radeon_device *rdev,
313 u8 voltage_type, u8 voltage_mode,
314 struct atom_voltage_table *voltage_table);
315 bool radeon_atom_is_voltage_gpio(struct radeon_device *rdev,
316 u8 voltage_type, u8 voltage_mode);
317 void radeon_atom_update_memory_dll(struct radeon_device *rdev,
318 u32 mem_clock);
319 void radeon_atom_set_ac_timing(struct radeon_device *rdev,
320 u32 mem_clock);
321 int radeon_atom_init_mc_reg_table(struct radeon_device *rdev,
322 u8 module_index,
323 struct atom_mc_reg_table *reg_table);
324 int radeon_atom_get_memory_info(struct radeon_device *rdev,
325 u8 module_index, struct atom_memory_info *mem_info);
326 int radeon_atom_get_mclk_range_table(struct radeon_device *rdev,
327 bool gddr5, u8 module_index,
328 struct atom_memory_clock_range_table *mclk_range_table);
329 int radeon_atom_get_max_vddc(struct radeon_device *rdev, u8 voltage_type,
330 u16 voltage_id, u16 *voltage);
331 void rs690_pm_info(struct radeon_device *rdev);
332 extern void evergreen_tiling_fields(unsigned tiling_flags, unsigned *bankw,
333 unsigned *bankh, unsigned *mtaspect,
334 unsigned *tile_split);
335
336 /*
337 * Fences.
338 */
339 struct radeon_fence_driver {
340 uint32_t scratch_reg;
341 uint64_t gpu_addr;
342 volatile uint32_t *cpu_addr;
343 /* sync_seq is protected by ring emission lock */
344 uint64_t sync_seq[RADEON_NUM_RINGS];
345 atomic64_t last_seq;
346 bool initialized;
347 };
348
349 struct radeon_fence {
350 struct radeon_device *rdev;
351 struct kref kref;
352 /* protected by radeon_fence.lock */
353 uint64_t seq;
354 /* RB, DMA, etc. */
355 unsigned ring;
356 };
357
358 int radeon_fence_driver_start_ring(struct radeon_device *rdev, int ring);
359 int radeon_fence_driver_init(struct radeon_device *rdev);
360 void radeon_fence_driver_fini(struct radeon_device *rdev);
361 void radeon_fence_driver_force_completion(struct radeon_device *rdev);
362 int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence **fence, int ring);
363 void radeon_fence_process(struct radeon_device *rdev, int ring);
364 bool radeon_fence_signaled(struct radeon_fence *fence);
365 int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
366 int radeon_fence_wait_next(struct radeon_device *rdev, int ring);
367 int radeon_fence_wait_empty(struct radeon_device *rdev, int ring);
368 int radeon_fence_wait_any(struct radeon_device *rdev,
369 struct radeon_fence **fences,
370 bool intr);
371 struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
372 void radeon_fence_unref(struct radeon_fence **fence);
373 unsigned radeon_fence_count_emitted(struct radeon_device *rdev, int ring);
374 bool radeon_fence_need_sync(struct radeon_fence *fence, int ring);
375 void radeon_fence_note_sync(struct radeon_fence *fence, int ring);
376 static inline struct radeon_fence *radeon_fence_later(struct radeon_fence *a,
377 struct radeon_fence *b)
378 {
379 if (!a) {
380 return b;
381 }
382
383 if (!b) {
384 return a;
385 }
386
387 BUG_ON(a->ring != b->ring);
388
389 if (a->seq > b->seq) {
390 return a;
391 } else {
392 return b;
393 }
394 }
395
396 static inline bool radeon_fence_is_earlier(struct radeon_fence *a,
397 struct radeon_fence *b)
398 {
399 if (!a) {
400 return false;
401 }
402
403 if (!b) {
404 return true;
405 }
406
407 BUG_ON(a->ring != b->ring);
408
409 return a->seq < b->seq;
410 }
411
412 /*
413 * Tiling registers
414 */
415 struct radeon_surface_reg {
416 struct radeon_bo *bo;
417 };
418
419 #define RADEON_GEM_MAX_SURFACES 8
420
421 /*
422 * TTM.
423 */
424 struct radeon_mman {
425 struct ttm_bo_global_ref bo_global_ref;
426 struct drm_global_reference mem_global_ref;
427 struct ttm_bo_device bdev;
428 bool mem_global_referenced;
429 bool initialized;
430
431 #if defined(CONFIG_DEBUG_FS)
432 struct dentry *vram;
433 struct dentry *gtt;
434 #endif
435 };
436
437 /* bo virtual address in a specific vm */
438 struct radeon_bo_va {
439 /* protected by bo being reserved */
440 struct list_head bo_list;
441 uint64_t soffset;
442 uint64_t eoffset;
443 uint32_t flags;
444 bool valid;
445 unsigned ref_count;
446
447 /* protected by vm mutex */
448 struct list_head vm_list;
449
450 /* constant after initialization */
451 struct radeon_vm *vm;
452 struct radeon_bo *bo;
453 };
454
455 struct radeon_bo {
456 /* Protected by gem.mutex */
457 struct list_head list;
458 /* Protected by tbo.reserved */
459 u32 initial_domain;
460 u32 placements[3];
461 struct ttm_placement placement;
462 struct ttm_buffer_object tbo;
463 struct ttm_bo_kmap_obj kmap;
464 unsigned pin_count;
465 void *kptr;
466 u32 tiling_flags;
467 u32 pitch;
468 int surface_reg;
469 /* list of all virtual address to which this bo
470 * is associated to
471 */
472 struct list_head va;
473 /* Constant after initialization */
474 struct radeon_device *rdev;
475 struct drm_gem_object gem_base;
476
477 struct ttm_bo_kmap_obj dma_buf_vmap;
478 pid_t pid;
479 };
480 #define gem_to_radeon_bo(gobj) container_of((gobj), struct radeon_bo, gem_base)
481
482 struct radeon_bo_list {
483 struct ttm_validate_buffer tv;
484 struct radeon_bo *bo;
485 uint64_t gpu_offset;
486 unsigned domain;
487 unsigned alt_domain;
488 u32 tiling_flags;
489 };
490
491 int radeon_gem_debugfs_init(struct radeon_device *rdev);
492
493 /* sub-allocation manager, it has to be protected by another lock.
494 * By conception this is an helper for other part of the driver
495 * like the indirect buffer or semaphore, which both have their
496 * locking.
497 *
498 * Principe is simple, we keep a list of sub allocation in offset
499 * order (first entry has offset == 0, last entry has the highest
500 * offset).
501 *
502 * When allocating new object we first check if there is room at
503 * the end total_size - (last_object_offset + last_object_size) >=
504 * alloc_size. If so we allocate new object there.
505 *
506 * When there is not enough room at the end, we start waiting for
507 * each sub object until we reach object_offset+object_size >=
508 * alloc_size, this object then become the sub object we return.
509 *
510 * Alignment can't be bigger than page size.
511 *
512 * Hole are not considered for allocation to keep things simple.
513 * Assumption is that there won't be hole (all object on same
514 * alignment).
515 */
516 struct radeon_sa_manager {
517 wait_queue_head_t wq;
518 struct radeon_bo *bo;
519 struct list_head *hole;
520 struct list_head flist[RADEON_NUM_RINGS];
521 struct list_head olist;
522 unsigned size;
523 uint64_t gpu_addr;
524 void *cpu_ptr;
525 uint32_t domain;
526 uint32_t align;
527 };
528
529 struct radeon_sa_bo;
530
531 /* sub-allocation buffer */
532 struct radeon_sa_bo {
533 struct list_head olist;
534 struct list_head flist;
535 struct radeon_sa_manager *manager;
536 unsigned soffset;
537 unsigned eoffset;
538 struct radeon_fence *fence;
539 };
540
541 /*
542 * GEM objects.
543 */
544 struct radeon_gem {
545 struct mutex mutex;
546 struct list_head objects;
547 };
548
549 int radeon_gem_init(struct radeon_device *rdev);
550 void radeon_gem_fini(struct radeon_device *rdev);
551 int radeon_gem_object_create(struct radeon_device *rdev, int size,
552 int alignment, int initial_domain,
553 bool discardable, bool kernel,
554 struct drm_gem_object **obj);
555
556 int radeon_mode_dumb_create(struct drm_file *file_priv,
557 struct drm_device *dev,
558 struct drm_mode_create_dumb *args);
559 int radeon_mode_dumb_mmap(struct drm_file *filp,
560 struct drm_device *dev,
561 uint32_t handle, uint64_t *offset_p);
562
563 /*
564 * Semaphores.
565 */
566 struct radeon_semaphore {
567 struct radeon_sa_bo *sa_bo;
568 signed waiters;
569 uint64_t gpu_addr;
570 struct radeon_fence *sync_to[RADEON_NUM_RINGS];
571 };
572
573 int radeon_semaphore_create(struct radeon_device *rdev,
574 struct radeon_semaphore **semaphore);
575 bool radeon_semaphore_emit_signal(struct radeon_device *rdev, int ring,
576 struct radeon_semaphore *semaphore);
577 bool radeon_semaphore_emit_wait(struct radeon_device *rdev, int ring,
578 struct radeon_semaphore *semaphore);
579 void radeon_semaphore_sync_to(struct radeon_semaphore *semaphore,
580 struct radeon_fence *fence);
581 int radeon_semaphore_sync_rings(struct radeon_device *rdev,
582 struct radeon_semaphore *semaphore,
583 int waiting_ring);
584 void radeon_semaphore_free(struct radeon_device *rdev,
585 struct radeon_semaphore **semaphore,
586 struct radeon_fence *fence);
587
588 /*
589 * GART structures, functions & helpers
590 */
591 struct radeon_mc;
592
593 #define RADEON_GPU_PAGE_SIZE 4096
594 #define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1)
595 #define RADEON_GPU_PAGE_SHIFT 12
596 #define RADEON_GPU_PAGE_ALIGN(a) (((a) + RADEON_GPU_PAGE_MASK) & ~RADEON_GPU_PAGE_MASK)
597
598 struct radeon_gart {
599 dma_addr_t table_addr;
600 struct radeon_bo *robj;
601 void *ptr;
602 unsigned num_gpu_pages;
603 unsigned num_cpu_pages;
604 unsigned table_size;
605 struct page **pages;
606 dma_addr_t *pages_addr;
607 bool ready;
608 };
609
610 int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
611 void radeon_gart_table_ram_free(struct radeon_device *rdev);
612 int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
613 void radeon_gart_table_vram_free(struct radeon_device *rdev);
614 int radeon_gart_table_vram_pin(struct radeon_device *rdev);
615 void radeon_gart_table_vram_unpin(struct radeon_device *rdev);
616 int radeon_gart_init(struct radeon_device *rdev);
617 void radeon_gart_fini(struct radeon_device *rdev);
618 void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
619 int pages);
620 int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
621 int pages, struct page **pagelist,
622 dma_addr_t *dma_addr);
623 void radeon_gart_restore(struct radeon_device *rdev);
624
625
626 /*
627 * GPU MC structures, functions & helpers
628 */
629 struct radeon_mc {
630 resource_size_t aper_size;
631 resource_size_t aper_base;
632 resource_size_t agp_base;
633 /* for some chips with <= 32MB we need to lie
634 * about vram size near mc fb location */
635 u64 mc_vram_size;
636 u64 visible_vram_size;
637 u64 gtt_size;
638 u64 gtt_start;
639 u64 gtt_end;
640 u64 vram_start;
641 u64 vram_end;
642 unsigned vram_width;
643 u64 real_vram_size;
644 int vram_mtrr;
645 bool vram_is_ddr;
646 bool igp_sideport_enabled;
647 u64 gtt_base_align;
648 u64 mc_mask;
649 };
650
651 bool radeon_combios_sideport_present(struct radeon_device *rdev);
652 bool radeon_atombios_sideport_present(struct radeon_device *rdev);
653
654 /*
655 * GPU scratch registers structures, functions & helpers
656 */
657 struct radeon_scratch {
658 unsigned num_reg;
659 uint32_t reg_base;
660 bool free[32];
661 uint32_t reg[32];
662 };
663
664 int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
665 void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
666
667 /*
668 * GPU doorbell structures, functions & helpers
669 */
670 #define RADEON_MAX_DOORBELLS 1024 /* Reserve at most 1024 doorbell slots for radeon-owned rings. */
671
672 struct radeon_doorbell {
673 /* doorbell mmio */
674 resource_size_t base;
675 resource_size_t size;
676 u32 __iomem *ptr;
677 u32 num_doorbells; /* Number of doorbells actually reserved for radeon. */
678 unsigned long used[DIV_ROUND_UP(RADEON_MAX_DOORBELLS, BITS_PER_LONG)];
679 };
680
681 int radeon_doorbell_get(struct radeon_device *rdev, u32 *page);
682 void radeon_doorbell_free(struct radeon_device *rdev, u32 doorbell);
683
684 /*
685 * IRQS.
686 */
687
688 struct radeon_unpin_work {
689 struct work_struct work;
690 struct radeon_device *rdev;
691 int crtc_id;
692 struct radeon_fence *fence;
693 struct drm_pending_vblank_event *event;
694 struct radeon_bo *old_rbo;
695 u64 new_crtc_base;
696 };
697
698 struct r500_irq_stat_regs {
699 u32 disp_int;
700 u32 hdmi0_status;
701 };
702
703 struct r600_irq_stat_regs {
704 u32 disp_int;
705 u32 disp_int_cont;
706 u32 disp_int_cont2;
707 u32 d1grph_int;
708 u32 d2grph_int;
709 u32 hdmi0_status;
710 u32 hdmi1_status;
711 };
712
713 struct evergreen_irq_stat_regs {
714 u32 disp_int;
715 u32 disp_int_cont;
716 u32 disp_int_cont2;
717 u32 disp_int_cont3;
718 u32 disp_int_cont4;
719 u32 disp_int_cont5;
720 u32 d1grph_int;
721 u32 d2grph_int;
722 u32 d3grph_int;
723 u32 d4grph_int;
724 u32 d5grph_int;
725 u32 d6grph_int;
726 u32 afmt_status1;
727 u32 afmt_status2;
728 u32 afmt_status3;
729 u32 afmt_status4;
730 u32 afmt_status5;
731 u32 afmt_status6;
732 };
733
734 struct cik_irq_stat_regs {
735 u32 disp_int;
736 u32 disp_int_cont;
737 u32 disp_int_cont2;
738 u32 disp_int_cont3;
739 u32 disp_int_cont4;
740 u32 disp_int_cont5;
741 u32 disp_int_cont6;
742 };
743
744 union radeon_irq_stat_regs {
745 struct r500_irq_stat_regs r500;
746 struct r600_irq_stat_regs r600;
747 struct evergreen_irq_stat_regs evergreen;
748 struct cik_irq_stat_regs cik;
749 };
750
751 #define RADEON_MAX_HPD_PINS 6
752 #define RADEON_MAX_CRTCS 6
753 #define RADEON_MAX_AFMT_BLOCKS 7
754
755 struct radeon_irq {
756 bool installed;
757 spinlock_t lock;
758 atomic_t ring_int[RADEON_NUM_RINGS];
759 bool crtc_vblank_int[RADEON_MAX_CRTCS];
760 atomic_t pflip[RADEON_MAX_CRTCS];
761 wait_queue_head_t vblank_queue;
762 bool hpd[RADEON_MAX_HPD_PINS];
763 bool afmt[RADEON_MAX_AFMT_BLOCKS];
764 union radeon_irq_stat_regs stat_regs;
765 bool dpm_thermal;
766 };
767
768 int radeon_irq_kms_init(struct radeon_device *rdev);
769 void radeon_irq_kms_fini(struct radeon_device *rdev);
770 void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev, int ring);
771 void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev, int ring);
772 void radeon_irq_kms_pflip_irq_get(struct radeon_device *rdev, int crtc);
773 void radeon_irq_kms_pflip_irq_put(struct radeon_device *rdev, int crtc);
774 void radeon_irq_kms_enable_afmt(struct radeon_device *rdev, int block);
775 void radeon_irq_kms_disable_afmt(struct radeon_device *rdev, int block);
776 void radeon_irq_kms_enable_hpd(struct radeon_device *rdev, unsigned hpd_mask);
777 void radeon_irq_kms_disable_hpd(struct radeon_device *rdev, unsigned hpd_mask);
778
779 /*
780 * CP & rings.
781 */
782
783 struct radeon_ib {
784 struct radeon_sa_bo *sa_bo;
785 uint32_t length_dw;
786 uint64_t gpu_addr;
787 uint32_t *ptr;
788 int ring;
789 struct radeon_fence *fence;
790 struct radeon_vm *vm;
791 bool is_const_ib;
792 struct radeon_semaphore *semaphore;
793 };
794
795 struct radeon_ring {
796 struct radeon_bo *ring_obj;
797 volatile uint32_t *ring;
798 unsigned rptr_offs;
799 unsigned rptr_save_reg;
800 u64 next_rptr_gpu_addr;
801 volatile u32 *next_rptr_cpu_addr;
802 unsigned wptr;
803 unsigned wptr_old;
804 unsigned ring_size;
805 unsigned ring_free_dw;
806 int count_dw;
807 atomic_t last_rptr;
808 atomic64_t last_activity;
809 uint64_t gpu_addr;
810 uint32_t align_mask;
811 uint32_t ptr_mask;
812 bool ready;
813 u32 nop;
814 u32 idx;
815 u64 last_semaphore_signal_addr;
816 u64 last_semaphore_wait_addr;
817 /* for CIK queues */
818 u32 me;
819 u32 pipe;
820 u32 queue;
821 struct radeon_bo *mqd_obj;
822 u32 doorbell_index;
823 unsigned wptr_offs;
824 };
825
826 struct radeon_mec {
827 struct radeon_bo *hpd_eop_obj;
828 u64 hpd_eop_gpu_addr;
829 u32 num_pipe;
830 u32 num_mec;
831 u32 num_queue;
832 };
833
834 /*
835 * VM
836 */
837
838 /* maximum number of VMIDs */
839 #define RADEON_NUM_VM 16
840
841 /* defines number of bits in page table versus page directory,
842 * a page is 4KB so we have 12 bits offset, 9 bits in the page
843 * table and the remaining 19 bits are in the page directory */
844 #define RADEON_VM_BLOCK_SIZE 9
845
846 /* number of entries in page table */
847 #define RADEON_VM_PTE_COUNT (1 << RADEON_VM_BLOCK_SIZE)
848
849 /* PTBs (Page Table Blocks) need to be aligned to 32K */
850 #define RADEON_VM_PTB_ALIGN_SIZE 32768
851 #define RADEON_VM_PTB_ALIGN_MASK (RADEON_VM_PTB_ALIGN_SIZE - 1)
852 #define RADEON_VM_PTB_ALIGN(a) (((a) + RADEON_VM_PTB_ALIGN_MASK) & ~RADEON_VM_PTB_ALIGN_MASK)
853
854 #define R600_PTE_VALID (1 << 0)
855 #define R600_PTE_SYSTEM (1 << 1)
856 #define R600_PTE_SNOOPED (1 << 2)
857 #define R600_PTE_READABLE (1 << 5)
858 #define R600_PTE_WRITEABLE (1 << 6)
859
860 struct radeon_vm_pt {
861 struct radeon_bo *bo;
862 uint64_t addr;
863 };
864
865 struct radeon_vm {
866 struct list_head va;
867 unsigned id;
868
869 /* contains the page directory */
870 struct radeon_bo *page_directory;
871 uint64_t pd_gpu_addr;
872 unsigned max_pde_used;
873
874 /* array of page tables, one for each page directory entry */
875 struct radeon_vm_pt *page_tables;
876
877 struct mutex mutex;
878 /* last fence for cs using this vm */
879 struct radeon_fence *fence;
880 /* last flush or NULL if we still need to flush */
881 struct radeon_fence *last_flush;
882 /* last use of vmid */
883 struct radeon_fence *last_id_use;
884 };
885
886 struct radeon_vm_manager {
887 struct radeon_fence *active[RADEON_NUM_VM];
888 uint32_t max_pfn;
889 /* number of VMIDs */
890 unsigned nvm;
891 /* vram base address for page table entry */
892 u64 vram_base_offset;
893 /* is vm enabled? */
894 bool enabled;
895 };
896
897 /*
898 * file private structure
899 */
900 struct radeon_fpriv {
901 struct radeon_vm vm;
902 };
903
904 /*
905 * R6xx+ IH ring
906 */
907 struct r600_ih {
908 struct radeon_bo *ring_obj;
909 volatile uint32_t *ring;
910 unsigned rptr;
911 unsigned ring_size;
912 uint64_t gpu_addr;
913 uint32_t ptr_mask;
914 atomic_t lock;
915 bool enabled;
916 };
917
918 /*
919 * RLC stuff
920 */
921 #include "clearstate_defs.h"
922
923 struct radeon_rlc {
924 /* for power gating */
925 struct radeon_bo *save_restore_obj;
926 uint64_t save_restore_gpu_addr;
927 volatile uint32_t *sr_ptr;
928 const u32 *reg_list;
929 u32 reg_list_size;
930 /* for clear state */
931 struct radeon_bo *clear_state_obj;
932 uint64_t clear_state_gpu_addr;
933 volatile uint32_t *cs_ptr;
934 const struct cs_section_def *cs_data;
935 u32 clear_state_size;
936 /* for cp tables */
937 struct radeon_bo *cp_table_obj;
938 uint64_t cp_table_gpu_addr;
939 volatile uint32_t *cp_table_ptr;
940 u32 cp_table_size;
941 };
942
943 int radeon_ib_get(struct radeon_device *rdev, int ring,
944 struct radeon_ib *ib, struct radeon_vm *vm,
945 unsigned size);
946 void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib *ib);
947 int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib,
948 struct radeon_ib *const_ib);
949 int radeon_ib_pool_init(struct radeon_device *rdev);
950 void radeon_ib_pool_fini(struct radeon_device *rdev);
951 int radeon_ib_ring_tests(struct radeon_device *rdev);
952 /* Ring access between begin & end cannot sleep */
953 bool radeon_ring_supports_scratch_reg(struct radeon_device *rdev,
954 struct radeon_ring *ring);
955 void radeon_ring_free_size(struct radeon_device *rdev, struct radeon_ring *cp);
956 int radeon_ring_alloc(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ndw);
957 int radeon_ring_lock(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ndw);
958 void radeon_ring_commit(struct radeon_device *rdev, struct radeon_ring *cp);
959 void radeon_ring_unlock_commit(struct radeon_device *rdev, struct radeon_ring *cp);
960 void radeon_ring_undo(struct radeon_ring *ring);
961 void radeon_ring_unlock_undo(struct radeon_device *rdev, struct radeon_ring *cp);
962 int radeon_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);
963 void radeon_ring_lockup_update(struct radeon_device *rdev,
964 struct radeon_ring *ring);
965 bool radeon_ring_test_lockup(struct radeon_device *rdev, struct radeon_ring *ring);
966 unsigned radeon_ring_backup(struct radeon_device *rdev, struct radeon_ring *ring,
967 uint32_t **data);
968 int radeon_ring_restore(struct radeon_device *rdev, struct radeon_ring *ring,
969 unsigned size, uint32_t *data);
970 int radeon_ring_init(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ring_size,
971 unsigned rptr_offs, u32 nop);
972 void radeon_ring_fini(struct radeon_device *rdev, struct radeon_ring *cp);
973
974
975 /* r600 async dma */
976 void r600_dma_stop(struct radeon_device *rdev);
977 int r600_dma_resume(struct radeon_device *rdev);
978 void r600_dma_fini(struct radeon_device *rdev);
979
980 void cayman_dma_stop(struct radeon_device *rdev);
981 int cayman_dma_resume(struct radeon_device *rdev);
982 void cayman_dma_fini(struct radeon_device *rdev);
983
984 /*
985 * CS.
986 */
987 struct radeon_cs_reloc {
988 struct drm_gem_object *gobj;
989 struct radeon_bo *robj;
990 struct radeon_bo_list lobj;
991 uint32_t handle;
992 uint32_t flags;
993 };
994
995 struct radeon_cs_chunk {
996 uint32_t chunk_id;
997 uint32_t length_dw;
998 uint32_t *kdata;
999 void __user *user_ptr;
1000 };
1001
1002 struct radeon_cs_parser {
1003 struct device *dev;
1004 struct radeon_device *rdev;
1005 struct drm_file *filp;
1006 /* chunks */
1007 unsigned nchunks;
1008 struct radeon_cs_chunk *chunks;
1009 uint64_t *chunks_array;
1010 /* IB */
1011 unsigned idx;
1012 /* relocations */
1013 unsigned nrelocs;
1014 struct radeon_cs_reloc *relocs;
1015 struct radeon_cs_reloc **relocs_ptr;
1016 struct radeon_bo_list *vm_bos;
1017 struct list_head validated;
1018 unsigned dma_reloc_idx;
1019 /* indices of various chunks */
1020 int chunk_ib_idx;
1021 int chunk_relocs_idx;
1022 int chunk_flags_idx;
1023 int chunk_const_ib_idx;
1024 struct radeon_ib ib;
1025 struct radeon_ib const_ib;
1026 void *track;
1027 unsigned family;
1028 int parser_error;
1029 u32 cs_flags;
1030 u32 ring;
1031 s32 priority;
1032 struct ww_acquire_ctx ticket;
1033 };
1034
1035 static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx)
1036 {
1037 struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx];
1038
1039 if (ibc->kdata)
1040 return ibc->kdata[idx];
1041 return p->ib.ptr[idx];
1042 }
1043
1044
1045 struct radeon_cs_packet {
1046 unsigned idx;
1047 unsigned type;
1048 unsigned reg;
1049 unsigned opcode;
1050 int count;
1051 unsigned one_reg_wr;
1052 };
1053
1054 typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
1055 struct radeon_cs_packet *pkt,
1056 unsigned idx, unsigned reg);
1057 typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
1058 struct radeon_cs_packet *pkt);
1059
1060
1061 /*
1062 * AGP
1063 */
1064 int radeon_agp_init(struct radeon_device *rdev);
1065 void radeon_agp_resume(struct radeon_device *rdev);
1066 void radeon_agp_suspend(struct radeon_device *rdev);
1067 void radeon_agp_fini(struct radeon_device *rdev);
1068
1069
1070 /*
1071 * Writeback
1072 */
1073 struct radeon_wb {
1074 struct radeon_bo *wb_obj;
1075 volatile uint32_t *wb;
1076 uint64_t gpu_addr;
1077 bool enabled;
1078 bool use_event;
1079 };
1080
1081 #define RADEON_WB_SCRATCH_OFFSET 0
1082 #define RADEON_WB_RING0_NEXT_RPTR 256
1083 #define RADEON_WB_CP_RPTR_OFFSET 1024
1084 #define RADEON_WB_CP1_RPTR_OFFSET 1280
1085 #define RADEON_WB_CP2_RPTR_OFFSET 1536
1086 #define R600_WB_DMA_RPTR_OFFSET 1792
1087 #define R600_WB_IH_WPTR_OFFSET 2048
1088 #define CAYMAN_WB_DMA1_RPTR_OFFSET 2304
1089 #define R600_WB_EVENT_OFFSET 3072
1090 #define CIK_WB_CP1_WPTR_OFFSET 3328
1091 #define CIK_WB_CP2_WPTR_OFFSET 3584
1092
1093 /**
1094 * struct radeon_pm - power management datas
1095 * @max_bandwidth: maximum bandwidth the gpu has (MByte/s)
1096 * @igp_sideport_mclk: sideport memory clock Mhz (rs690,rs740,rs780,rs880)
1097 * @igp_system_mclk: system clock Mhz (rs690,rs740,rs780,rs880)
1098 * @igp_ht_link_clk: ht link clock Mhz (rs690,rs740,rs780,rs880)
1099 * @igp_ht_link_width: ht link width in bits (rs690,rs740,rs780,rs880)
1100 * @k8_bandwidth: k8 bandwidth the gpu has (MByte/s) (IGP)
1101 * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
1102 * @ht_bandwidth: ht bandwidth the gpu has (MByte/s) (IGP)
1103 * @core_bandwidth: core GPU bandwidth the gpu has (MByte/s) (IGP)
1104 * @sclk: GPU clock Mhz (core bandwidth depends of this clock)
1105 * @needed_bandwidth: current bandwidth needs
1106 *
1107 * It keeps track of various data needed to take powermanagement decision.
1108 * Bandwidth need is used to determine minimun clock of the GPU and memory.
1109 * Equation between gpu/memory clock and available bandwidth is hw dependent
1110 * (type of memory, bus size, efficiency, ...)
1111 */
1112
1113 enum radeon_pm_method {
1114 PM_METHOD_PROFILE,
1115 PM_METHOD_DYNPM,
1116 PM_METHOD_DPM,
1117 };
1118
1119 enum radeon_dynpm_state {
1120 DYNPM_STATE_DISABLED,
1121 DYNPM_STATE_MINIMUM,
1122 DYNPM_STATE_PAUSED,
1123 DYNPM_STATE_ACTIVE,
1124 DYNPM_STATE_SUSPENDED,
1125 };
1126 enum radeon_dynpm_action {
1127 DYNPM_ACTION_NONE,
1128 DYNPM_ACTION_MINIMUM,
1129 DYNPM_ACTION_DOWNCLOCK,
1130 DYNPM_ACTION_UPCLOCK,
1131 DYNPM_ACTION_DEFAULT
1132 };
1133
1134 enum radeon_voltage_type {
1135 VOLTAGE_NONE = 0,
1136 VOLTAGE_GPIO,
1137 VOLTAGE_VDDC,
1138 VOLTAGE_SW
1139 };
1140
1141 enum radeon_pm_state_type {
1142 /* not used for dpm */
1143 POWER_STATE_TYPE_DEFAULT,
1144 POWER_STATE_TYPE_POWERSAVE,
1145 /* user selectable states */
1146 POWER_STATE_TYPE_BATTERY,
1147 POWER_STATE_TYPE_BALANCED,
1148 POWER_STATE_TYPE_PERFORMANCE,
1149 /* internal states */
1150 POWER_STATE_TYPE_INTERNAL_UVD,
1151 POWER_STATE_TYPE_INTERNAL_UVD_SD,
1152 POWER_STATE_TYPE_INTERNAL_UVD_HD,
1153 POWER_STATE_TYPE_INTERNAL_UVD_HD2,
1154 POWER_STATE_TYPE_INTERNAL_UVD_MVC,
1155 POWER_STATE_TYPE_INTERNAL_BOOT,
1156 POWER_STATE_TYPE_INTERNAL_THERMAL,
1157 POWER_STATE_TYPE_INTERNAL_ACPI,
1158 POWER_STATE_TYPE_INTERNAL_ULV,
1159 POWER_STATE_TYPE_INTERNAL_3DPERF,
1160 };
1161
1162 enum radeon_pm_profile_type {
1163 PM_PROFILE_DEFAULT,
1164 PM_PROFILE_AUTO,
1165 PM_PROFILE_LOW,
1166 PM_PROFILE_MID,
1167 PM_PROFILE_HIGH,
1168 };
1169
1170 #define PM_PROFILE_DEFAULT_IDX 0
1171 #define PM_PROFILE_LOW_SH_IDX 1
1172 #define PM_PROFILE_MID_SH_IDX 2
1173 #define PM_PROFILE_HIGH_SH_IDX 3
1174 #define PM_PROFILE_LOW_MH_IDX 4
1175 #define PM_PROFILE_MID_MH_IDX 5
1176 #define PM_PROFILE_HIGH_MH_IDX 6
1177 #define PM_PROFILE_MAX 7
1178
1179 struct radeon_pm_profile {
1180 int dpms_off_ps_idx;
1181 int dpms_on_ps_idx;
1182 int dpms_off_cm_idx;
1183 int dpms_on_cm_idx;
1184 };
1185
1186 enum radeon_int_thermal_type {
1187 THERMAL_TYPE_NONE,
1188 THERMAL_TYPE_EXTERNAL,
1189 THERMAL_TYPE_EXTERNAL_GPIO,
1190 THERMAL_TYPE_RV6XX,
1191 THERMAL_TYPE_RV770,
1192 THERMAL_TYPE_ADT7473_WITH_INTERNAL,
1193 THERMAL_TYPE_EVERGREEN,
1194 THERMAL_TYPE_SUMO,
1195 THERMAL_TYPE_NI,
1196 THERMAL_TYPE_SI,
1197 THERMAL_TYPE_EMC2103_WITH_INTERNAL,
1198 THERMAL_TYPE_CI,
1199 THERMAL_TYPE_KV,
1200 };
1201
1202 struct radeon_voltage {
1203 enum radeon_voltage_type type;
1204 /* gpio voltage */
1205 struct radeon_gpio_rec gpio;
1206 u32 delay; /* delay in usec from voltage drop to sclk change */
1207 bool active_high; /* voltage drop is active when bit is high */
1208 /* VDDC voltage */
1209 u8 vddc_id; /* index into vddc voltage table */
1210 u8 vddci_id; /* index into vddci voltage table */
1211 bool vddci_enabled;
1212 /* r6xx+ sw */
1213 u16 voltage;
1214 /* evergreen+ vddci */
1215 u16 vddci;
1216 };
1217
1218 /* clock mode flags */
1219 #define RADEON_PM_MODE_NO_DISPLAY (1 << 0)
1220
1221 struct radeon_pm_clock_info {
1222 /* memory clock */
1223 u32 mclk;
1224 /* engine clock */
1225 u32 sclk;
1226 /* voltage info */
1227 struct radeon_voltage voltage;
1228 /* standardized clock flags */
1229 u32 flags;
1230 };
1231
1232 /* state flags */
1233 #define RADEON_PM_STATE_SINGLE_DISPLAY_ONLY (1 << 0)
1234
1235 struct radeon_power_state {
1236 enum radeon_pm_state_type type;
1237 struct radeon_pm_clock_info *clock_info;
1238 /* number of valid clock modes in this power state */
1239 int num_clock_modes;
1240 struct radeon_pm_clock_info *default_clock_mode;
1241 /* standardized state flags */
1242 u32 flags;
1243 u32 misc; /* vbios specific flags */
1244 u32 misc2; /* vbios specific flags */
1245 int pcie_lanes; /* pcie lanes */
1246 };
1247
1248 /*
1249 * Some modes are overclocked by very low value, accept them
1250 */
1251 #define RADEON_MODE_OVERCLOCK_MARGIN 500 /* 5 MHz */
1252
1253 enum radeon_dpm_auto_throttle_src {
1254 RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL,
1255 RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL
1256 };
1257
1258 enum radeon_dpm_event_src {
1259 RADEON_DPM_EVENT_SRC_ANALOG = 0,
1260 RADEON_DPM_EVENT_SRC_EXTERNAL = 1,
1261 RADEON_DPM_EVENT_SRC_DIGITAL = 2,
1262 RADEON_DPM_EVENT_SRC_ANALOG_OR_EXTERNAL = 3,
1263 RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL = 4
1264 };
1265
1266 #define RADEON_MAX_VCE_LEVELS 6
1267
1268 enum radeon_vce_level {
1269 RADEON_VCE_LEVEL_AC_ALL = 0, /* AC, All cases */
1270 RADEON_VCE_LEVEL_DC_EE = 1, /* DC, entropy encoding */
1271 RADEON_VCE_LEVEL_DC_LL_LOW = 2, /* DC, low latency queue, res <= 720 */
1272 RADEON_VCE_LEVEL_DC_LL_HIGH = 3, /* DC, low latency queue, 1080 >= res > 720 */
1273 RADEON_VCE_LEVEL_DC_GP_LOW = 4, /* DC, general purpose queue, res <= 720 */
1274 RADEON_VCE_LEVEL_DC_GP_HIGH = 5, /* DC, general purpose queue, 1080 >= res > 720 */
1275 };
1276
1277 struct radeon_ps {
1278 u32 caps; /* vbios flags */
1279 u32 class; /* vbios flags */
1280 u32 class2; /* vbios flags */
1281 /* UVD clocks */
1282 u32 vclk;
1283 u32 dclk;
1284 /* VCE clocks */
1285 u32 evclk;
1286 u32 ecclk;
1287 bool vce_active;
1288 enum radeon_vce_level vce_level;
1289 /* asic priv */
1290 void *ps_priv;
1291 };
1292
1293 struct radeon_dpm_thermal {
1294 /* thermal interrupt work */
1295 struct work_struct work;
1296 /* low temperature threshold */
1297 int min_temp;
1298 /* high temperature threshold */
1299 int max_temp;
1300 /* was interrupt low to high or high to low */
1301 bool high_to_low;
1302 };
1303
1304 enum radeon_clk_action
1305 {
1306 RADEON_SCLK_UP = 1,
1307 RADEON_SCLK_DOWN
1308 };
1309
1310 struct radeon_blacklist_clocks
1311 {
1312 u32 sclk;
1313 u32 mclk;
1314 enum radeon_clk_action action;
1315 };
1316
1317 struct radeon_clock_and_voltage_limits {
1318 u32 sclk;
1319 u32 mclk;
1320 u16 vddc;
1321 u16 vddci;
1322 };
1323
1324 struct radeon_clock_array {
1325 u32 count;
1326 u32 *values;
1327 };
1328
1329 struct radeon_clock_voltage_dependency_entry {
1330 u32 clk;
1331 u16 v;
1332 };
1333
1334 struct radeon_clock_voltage_dependency_table {
1335 u32 count;
1336 struct radeon_clock_voltage_dependency_entry *entries;
1337 };
1338
1339 union radeon_cac_leakage_entry {
1340 struct {
1341 u16 vddc;
1342 u32 leakage;
1343 };
1344 struct {
1345 u16 vddc1;
1346 u16 vddc2;
1347 u16 vddc3;
1348 };
1349 };
1350
1351 struct radeon_cac_leakage_table {
1352 u32 count;
1353 union radeon_cac_leakage_entry *entries;
1354 };
1355
1356 struct radeon_phase_shedding_limits_entry {
1357 u16 voltage;
1358 u32 sclk;
1359 u32 mclk;
1360 };
1361
1362 struct radeon_phase_shedding_limits_table {
1363 u32 count;
1364 struct radeon_phase_shedding_limits_entry *entries;
1365 };
1366
1367 struct radeon_uvd_clock_voltage_dependency_entry {
1368 u32 vclk;
1369 u32 dclk;
1370 u16 v;
1371 };
1372
1373 struct radeon_uvd_clock_voltage_dependency_table {
1374 u8 count;
1375 struct radeon_uvd_clock_voltage_dependency_entry *entries;
1376 };
1377
1378 struct radeon_vce_clock_voltage_dependency_entry {
1379 u32 ecclk;
1380 u32 evclk;
1381 u16 v;
1382 };
1383
1384 struct radeon_vce_clock_voltage_dependency_table {
1385 u8 count;
1386 struct radeon_vce_clock_voltage_dependency_entry *entries;
1387 };
1388
1389 struct radeon_ppm_table {
1390 u8 ppm_design;
1391 u16 cpu_core_number;
1392 u32 platform_tdp;
1393 u32 small_ac_platform_tdp;
1394 u32 platform_tdc;
1395 u32 small_ac_platform_tdc;
1396 u32 apu_tdp;
1397 u32 dgpu_tdp;
1398 u32 dgpu_ulv_power;
1399 u32 tj_max;
1400 };
1401
1402 struct radeon_cac_tdp_table {
1403 u16 tdp;
1404 u16 configurable_tdp;
1405 u16 tdc;
1406 u16 battery_power_limit;
1407 u16 small_power_limit;
1408 u16 low_cac_leakage;
1409 u16 high_cac_leakage;
1410 u16 maximum_power_delivery_limit;
1411 };
1412
1413 struct radeon_dpm_dynamic_state {
1414 struct radeon_clock_voltage_dependency_table vddc_dependency_on_sclk;
1415 struct radeon_clock_voltage_dependency_table vddci_dependency_on_mclk;
1416 struct radeon_clock_voltage_dependency_table vddc_dependency_on_mclk;
1417 struct radeon_clock_voltage_dependency_table mvdd_dependency_on_mclk;
1418 struct radeon_clock_voltage_dependency_table vddc_dependency_on_dispclk;
1419 struct radeon_uvd_clock_voltage_dependency_table uvd_clock_voltage_dependency_table;
1420 struct radeon_vce_clock_voltage_dependency_table vce_clock_voltage_dependency_table;
1421 struct radeon_clock_voltage_dependency_table samu_clock_voltage_dependency_table;
1422 struct radeon_clock_voltage_dependency_table acp_clock_voltage_dependency_table;
1423 struct radeon_clock_array valid_sclk_values;
1424 struct radeon_clock_array valid_mclk_values;
1425 struct radeon_clock_and_voltage_limits max_clock_voltage_on_dc;
1426 struct radeon_clock_and_voltage_limits max_clock_voltage_on_ac;
1427 u32 mclk_sclk_ratio;
1428 u32 sclk_mclk_delta;
1429 u16 vddc_vddci_delta;
1430 u16 min_vddc_for_pcie_gen2;
1431 struct radeon_cac_leakage_table cac_leakage_table;
1432 struct radeon_phase_shedding_limits_table phase_shedding_limits_table;
1433 struct radeon_ppm_table *ppm_table;
1434 struct radeon_cac_tdp_table *cac_tdp_table;
1435 };
1436
1437 struct radeon_dpm_fan {
1438 u16 t_min;
1439 u16 t_med;
1440 u16 t_high;
1441 u16 pwm_min;
1442 u16 pwm_med;
1443 u16 pwm_high;
1444 u8 t_hyst;
1445 u32 cycle_delay;
1446 u16 t_max;
1447 bool ucode_fan_control;
1448 };
1449
1450 enum radeon_pcie_gen {
1451 RADEON_PCIE_GEN1 = 0,
1452 RADEON_PCIE_GEN2 = 1,
1453 RADEON_PCIE_GEN3 = 2,
1454 RADEON_PCIE_GEN_INVALID = 0xffff
1455 };
1456
1457 enum radeon_dpm_forced_level {
1458 RADEON_DPM_FORCED_LEVEL_AUTO = 0,
1459 RADEON_DPM_FORCED_LEVEL_LOW = 1,
1460 RADEON_DPM_FORCED_LEVEL_HIGH = 2,
1461 };
1462
1463 struct radeon_vce_state {
1464 /* vce clocks */
1465 u32 evclk;
1466 u32 ecclk;
1467 /* gpu clocks */
1468 u32 sclk;
1469 u32 mclk;
1470 u8 clk_idx;
1471 u8 pstate;
1472 };
1473
1474 struct radeon_dpm {
1475 struct radeon_ps *ps;
1476 /* number of valid power states */
1477 int num_ps;
1478 /* current power state that is active */
1479 struct radeon_ps *current_ps;
1480 /* requested power state */
1481 struct radeon_ps *requested_ps;
1482 /* boot up power state */
1483 struct radeon_ps *boot_ps;
1484 /* default uvd power state */
1485 struct radeon_ps *uvd_ps;
1486 /* vce requirements */
1487 struct radeon_vce_state vce_states[RADEON_MAX_VCE_LEVELS];
1488 enum radeon_vce_level vce_level;
1489 enum radeon_pm_state_type state;
1490 enum radeon_pm_state_type user_state;
1491 u32 platform_caps;
1492 u32 voltage_response_time;
1493 u32 backbias_response_time;
1494 void *priv;
1495 u32 new_active_crtcs;
1496 int new_active_crtc_count;
1497 u32 current_active_crtcs;
1498 int current_active_crtc_count;
1499 struct radeon_dpm_dynamic_state dyn_state;
1500 struct radeon_dpm_fan fan;
1501 u32 tdp_limit;
1502 u32 near_tdp_limit;
1503 u32 near_tdp_limit_adjusted;
1504 u32 sq_ramping_threshold;
1505 u32 cac_leakage;
1506 u16 tdp_od_limit;
1507 u32 tdp_adjustment;
1508 u16 load_line_slope;
1509 bool power_control;
1510 bool ac_power;
1511 /* special states active */
1512 bool thermal_active;
1513 bool uvd_active;
1514 bool vce_active;
1515 /* thermal handling */
1516 struct radeon_dpm_thermal thermal;
1517 /* forced levels */
1518 enum radeon_dpm_forced_level forced_level;
1519 /* track UVD streams */
1520 unsigned sd;
1521 unsigned hd;
1522 };
1523
1524 void radeon_dpm_enable_uvd(struct radeon_device *rdev, bool enable);
1525 void radeon_dpm_enable_vce(struct radeon_device *rdev, bool enable);
1526
1527 struct radeon_pm {
1528 struct mutex mutex;
1529 /* write locked while reprogramming mclk */
1530 struct rw_semaphore mclk_lock;
1531 u32 active_crtcs;
1532 int active_crtc_count;
1533 int req_vblank;
1534 bool vblank_sync;
1535 fixed20_12 max_bandwidth;
1536 fixed20_12 igp_sideport_mclk;
1537 fixed20_12 igp_system_mclk;
1538 fixed20_12 igp_ht_link_clk;
1539 fixed20_12 igp_ht_link_width;
1540 fixed20_12 k8_bandwidth;
1541 fixed20_12 sideport_bandwidth;
1542 fixed20_12 ht_bandwidth;
1543 fixed20_12 core_bandwidth;
1544 fixed20_12 sclk;
1545 fixed20_12 mclk;
1546 fixed20_12 needed_bandwidth;
1547 struct radeon_power_state *power_state;
1548 /* number of valid power states */
1549 int num_power_states;
1550 int current_power_state_index;
1551 int current_clock_mode_index;
1552 int requested_power_state_index;
1553 int requested_clock_mode_index;
1554 int default_power_state_index;
1555 u32 current_sclk;
1556 u32 current_mclk;
1557 u16 current_vddc;
1558 u16 current_vddci;
1559 u32 default_sclk;
1560 u32 default_mclk;
1561 u16 default_vddc;
1562 u16 default_vddci;
1563 struct radeon_i2c_chan *i2c_bus;
1564 /* selected pm method */
1565 enum radeon_pm_method pm_method;
1566 /* dynpm power management */
1567 struct delayed_work dynpm_idle_work;
1568 enum radeon_dynpm_state dynpm_state;
1569 enum radeon_dynpm_action dynpm_planned_action;
1570 unsigned long dynpm_action_timeout;
1571 bool dynpm_can_upclock;
1572 bool dynpm_can_downclock;
1573 /* profile-based power management */
1574 enum radeon_pm_profile_type profile;
1575 int profile_index;
1576 struct radeon_pm_profile profiles[PM_PROFILE_MAX];
1577 /* internal thermal controller on rv6xx+ */
1578 enum radeon_int_thermal_type int_thermal_type;
1579 struct device *int_hwmon_dev;
1580 /* dpm */
1581 bool dpm_enabled;
1582 struct radeon_dpm dpm;
1583 };
1584
1585 int radeon_pm_get_type_index(struct radeon_device *rdev,
1586 enum radeon_pm_state_type ps_type,
1587 int instance);
1588 /*
1589 * UVD
1590 */
1591 #define RADEON_MAX_UVD_HANDLES 10
1592 #define RADEON_UVD_STACK_SIZE (1024*1024)
1593 #define RADEON_UVD_HEAP_SIZE (1024*1024)
1594
1595 struct radeon_uvd {
1596 struct radeon_bo *vcpu_bo;
1597 void *cpu_addr;
1598 uint64_t gpu_addr;
1599 void *saved_bo;
1600 atomic_t handles[RADEON_MAX_UVD_HANDLES];
1601 struct drm_file *filp[RADEON_MAX_UVD_HANDLES];
1602 unsigned img_size[RADEON_MAX_UVD_HANDLES];
1603 struct delayed_work idle_work;
1604 };
1605
1606 int radeon_uvd_init(struct radeon_device *rdev);
1607 void radeon_uvd_fini(struct radeon_device *rdev);
1608 int radeon_uvd_suspend(struct radeon_device *rdev);
1609 int radeon_uvd_resume(struct radeon_device *rdev);
1610 int radeon_uvd_get_create_msg(struct radeon_device *rdev, int ring,
1611 uint32_t handle, struct radeon_fence **fence);
1612 int radeon_uvd_get_destroy_msg(struct radeon_device *rdev, int ring,
1613 uint32_t handle, struct radeon_fence **fence);
1614 void radeon_uvd_force_into_uvd_segment(struct radeon_bo *rbo);
1615 void radeon_uvd_free_handles(struct radeon_device *rdev,
1616 struct drm_file *filp);
1617 int radeon_uvd_cs_parse(struct radeon_cs_parser *parser);
1618 void radeon_uvd_note_usage(struct radeon_device *rdev);
1619 int radeon_uvd_calc_upll_dividers(struct radeon_device *rdev,
1620 unsigned vclk, unsigned dclk,
1621 unsigned vco_min, unsigned vco_max,
1622 unsigned fb_factor, unsigned fb_mask,
1623 unsigned pd_min, unsigned pd_max,
1624 unsigned pd_even,
1625 unsigned *optimal_fb_div,
1626 unsigned *optimal_vclk_div,
1627 unsigned *optimal_dclk_div);
1628 int radeon_uvd_send_upll_ctlreq(struct radeon_device *rdev,
1629 unsigned cg_upll_func_cntl);
1630
1631 /*
1632 * VCE
1633 */
1634 #define RADEON_MAX_VCE_HANDLES 16
1635 #define RADEON_VCE_STACK_SIZE (1024*1024)
1636 #define RADEON_VCE_HEAP_SIZE (4*1024*1024)
1637
1638 struct radeon_vce {
1639 struct radeon_bo *vcpu_bo;
1640 uint64_t gpu_addr;
1641 unsigned fw_version;
1642 unsigned fb_version;
1643 atomic_t handles[RADEON_MAX_VCE_HANDLES];
1644 struct drm_file *filp[RADEON_MAX_VCE_HANDLES];
1645 struct delayed_work idle_work;
1646 };
1647
1648 int radeon_vce_init(struct radeon_device *rdev);
1649 void radeon_vce_fini(struct radeon_device *rdev);
1650 int radeon_vce_suspend(struct radeon_device *rdev);
1651 int radeon_vce_resume(struct radeon_device *rdev);
1652 int radeon_vce_get_create_msg(struct radeon_device *rdev, int ring,
1653 uint32_t handle, struct radeon_fence **fence);
1654 int radeon_vce_get_destroy_msg(struct radeon_device *rdev, int ring,
1655 uint32_t handle, struct radeon_fence **fence);
1656 void radeon_vce_free_handles(struct radeon_device *rdev, struct drm_file *filp);
1657 void radeon_vce_note_usage(struct radeon_device *rdev);
1658 int radeon_vce_cs_reloc(struct radeon_cs_parser *p, int lo, int hi);
1659 int radeon_vce_cs_parse(struct radeon_cs_parser *p);
1660 bool radeon_vce_semaphore_emit(struct radeon_device *rdev,
1661 struct radeon_ring *ring,
1662 struct radeon_semaphore *semaphore,
1663 bool emit_wait);
1664 void radeon_vce_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
1665 void radeon_vce_fence_emit(struct radeon_device *rdev,
1666 struct radeon_fence *fence);
1667 int radeon_vce_ring_test(struct radeon_device *rdev, struct radeon_ring *ring);
1668 int radeon_vce_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);
1669
1670 struct r600_audio_pin {
1671 int channels;
1672 int rate;
1673 int bits_per_sample;
1674 u8 status_bits;
1675 u8 category_code;
1676 u32 offset;
1677 bool connected;
1678 u32 id;
1679 };
1680
1681 struct r600_audio {
1682 bool enabled;
1683 struct r600_audio_pin pin[RADEON_MAX_AFMT_BLOCKS];
1684 int num_pins;
1685 };
1686
1687 /*
1688 * Benchmarking
1689 */
1690 void radeon_benchmark(struct radeon_device *rdev, int test_number);
1691
1692
1693 /*
1694 * Testing
1695 */
1696 void radeon_test_moves(struct radeon_device *rdev);
1697 void radeon_test_ring_sync(struct radeon_device *rdev,
1698 struct radeon_ring *cpA,
1699 struct radeon_ring *cpB);
1700 void radeon_test_syncing(struct radeon_device *rdev);
1701
1702
1703 /*
1704 * Debugfs
1705 */
1706 struct radeon_debugfs {
1707 struct drm_info_list *files;
1708 unsigned num_files;
1709 };
1710
1711 int radeon_debugfs_add_files(struct radeon_device *rdev,
1712 struct drm_info_list *files,
1713 unsigned nfiles);
1714 int radeon_debugfs_fence_init(struct radeon_device *rdev);
1715
1716 /*
1717 * ASIC ring specific functions.
1718 */
1719 struct radeon_asic_ring {
1720 /* ring read/write ptr handling */
1721 u32 (*get_rptr)(struct radeon_device *rdev, struct radeon_ring *ring);
1722 u32 (*get_wptr)(struct radeon_device *rdev, struct radeon_ring *ring);
1723 void (*set_wptr)(struct radeon_device *rdev, struct radeon_ring *ring);
1724
1725 /* validating and patching of IBs */
1726 int (*ib_parse)(struct radeon_device *rdev, struct radeon_ib *ib);
1727 int (*cs_parse)(struct radeon_cs_parser *p);
1728
1729 /* command emmit functions */
1730 void (*ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
1731 void (*emit_fence)(struct radeon_device *rdev, struct radeon_fence *fence);
1732 bool (*emit_semaphore)(struct radeon_device *rdev, struct radeon_ring *cp,
1733 struct radeon_semaphore *semaphore, bool emit_wait);
1734 void (*vm_flush)(struct radeon_device *rdev, int ridx, struct radeon_vm *vm);
1735
1736 /* testing functions */
1737 int (*ring_test)(struct radeon_device *rdev, struct radeon_ring *cp);
1738 int (*ib_test)(struct radeon_device *rdev, struct radeon_ring *cp);
1739 bool (*is_lockup)(struct radeon_device *rdev, struct radeon_ring *cp);
1740
1741 /* deprecated */
1742 void (*ring_start)(struct radeon_device *rdev, struct radeon_ring *cp);
1743 };
1744
1745 /*
1746 * ASIC specific functions.
1747 */
1748 struct radeon_asic {
1749 int (*init)(struct radeon_device *rdev);
1750 void (*fini)(struct radeon_device *rdev);
1751 int (*resume)(struct radeon_device *rdev);
1752 int (*suspend)(struct radeon_device *rdev);
1753 void (*vga_set_state)(struct radeon_device *rdev, bool state);
1754 int (*asic_reset)(struct radeon_device *rdev);
1755 /* ioctl hw specific callback. Some hw might want to perform special
1756 * operation on specific ioctl. For instance on wait idle some hw
1757 * might want to perform and HDP flush through MMIO as it seems that
1758 * some R6XX/R7XX hw doesn't take HDP flush into account if programmed
1759 * through ring.
1760 */
1761 void (*ioctl_wait_idle)(struct radeon_device *rdev, struct radeon_bo *bo);
1762 /* check if 3D engine is idle */
1763 bool (*gui_idle)(struct radeon_device *rdev);
1764 /* wait for mc_idle */
1765 int (*mc_wait_for_idle)(struct radeon_device *rdev);
1766 /* get the reference clock */
1767 u32 (*get_xclk)(struct radeon_device *rdev);
1768 /* get the gpu clock counter */
1769 uint64_t (*get_gpu_clock_counter)(struct radeon_device *rdev);
1770 /* gart */
1771 struct {
1772 void (*tlb_flush)(struct radeon_device *rdev);
1773 int (*set_page)(struct radeon_device *rdev, int i, uint64_t addr);
1774 } gart;
1775 struct {
1776 int (*init)(struct radeon_device *rdev);
1777 void (*fini)(struct radeon_device *rdev);
1778 void (*set_page)(struct radeon_device *rdev,
1779 struct radeon_ib *ib,
1780 uint64_t pe,
1781 uint64_t addr, unsigned count,
1782 uint32_t incr, uint32_t flags);
1783 } vm;
1784 /* ring specific callbacks */
1785 struct radeon_asic_ring *ring[RADEON_NUM_RINGS];
1786 /* irqs */
1787 struct {
1788 int (*set)(struct radeon_device *rdev);
1789 int (*process)(struct radeon_device *rdev);
1790 } irq;
1791 /* displays */
1792 struct {
1793 /* display watermarks */
1794 void (*bandwidth_update)(struct radeon_device *rdev);
1795 /* get frame count */
1796 u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
1797 /* wait for vblank */
1798 void (*wait_for_vblank)(struct radeon_device *rdev, int crtc);
1799 /* set backlight level */
1800 void (*set_backlight_level)(struct radeon_encoder *radeon_encoder, u8 level);
1801 /* get backlight level */
1802 u8 (*get_backlight_level)(struct radeon_encoder *radeon_encoder);
1803 /* audio callbacks */
1804 void (*hdmi_enable)(struct drm_encoder *encoder, bool enable);
1805 void (*hdmi_setmode)(struct drm_encoder *encoder, struct drm_display_mode *mode);
1806 } display;
1807 /* copy functions for bo handling */
1808 struct {
1809 int (*blit)(struct radeon_device *rdev,
1810 uint64_t src_offset,
1811 uint64_t dst_offset,
1812 unsigned num_gpu_pages,
1813 struct radeon_fence **fence);
1814 u32 blit_ring_index;
1815 int (*dma)(struct radeon_device *rdev,
1816 uint64_t src_offset,
1817 uint64_t dst_offset,
1818 unsigned num_gpu_pages,
1819 struct radeon_fence **fence);
1820 u32 dma_ring_index;
1821 /* method used for bo copy */
1822 int (*copy)(struct radeon_device *rdev,
1823 uint64_t src_offset,
1824 uint64_t dst_offset,
1825 unsigned num_gpu_pages,
1826 struct radeon_fence **fence);
1827 /* ring used for bo copies */
1828 u32 copy_ring_index;
1829 } copy;
1830 /* surfaces */
1831 struct {
1832 int (*set_reg)(struct radeon_device *rdev, int reg,
1833 uint32_t tiling_flags, uint32_t pitch,
1834 uint32_t offset, uint32_t obj_size);
1835 void (*clear_reg)(struct radeon_device *rdev, int reg);
1836 } surface;
1837 /* hotplug detect */
1838 struct {
1839 void (*init)(struct radeon_device *rdev);
1840 void (*fini)(struct radeon_device *rdev);
1841 bool (*sense)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
1842 void (*set_polarity)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
1843 } hpd;
1844 /* static power management */
1845 struct {
1846 void (*misc)(struct radeon_device *rdev);
1847 void (*prepare)(struct radeon_device *rdev);
1848 void (*finish)(struct radeon_device *rdev);
1849 void (*init_profile)(struct radeon_device *rdev);
1850 void (*get_dynpm_state)(struct radeon_device *rdev);
1851 uint32_t (*get_engine_clock)(struct radeon_device *rdev);
1852 void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
1853 uint32_t (*get_memory_clock)(struct radeon_device *rdev);
1854 void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
1855 int (*get_pcie_lanes)(struct radeon_device *rdev);
1856 void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
1857 void (*set_clock_gating)(struct radeon_device *rdev, int enable);
1858 int (*set_uvd_clocks)(struct radeon_device *rdev, u32 vclk, u32 dclk);
1859 int (*set_vce_clocks)(struct radeon_device *rdev, u32 evclk, u32 ecclk);
1860 int (*get_temperature)(struct radeon_device *rdev);
1861 } pm;
1862 /* dynamic power management */
1863 struct {
1864 int (*init)(struct radeon_device *rdev);
1865 void (*setup_asic)(struct radeon_device *rdev);
1866 int (*enable)(struct radeon_device *rdev);
1867 int (*late_enable)(struct radeon_device *rdev);
1868 void (*disable)(struct radeon_device *rdev);
1869 int (*pre_set_power_state)(struct radeon_device *rdev);
1870 int (*set_power_state)(struct radeon_device *rdev);
1871 void (*post_set_power_state)(struct radeon_device *rdev);
1872 void (*display_configuration_changed)(struct radeon_device *rdev);
1873 void (*fini)(struct radeon_device *rdev);
1874 u32 (*get_sclk)(struct radeon_device *rdev, bool low);
1875 u32 (*get_mclk)(struct radeon_device *rdev, bool low);
1876 void (*print_power_state)(struct radeon_device *rdev, struct radeon_ps *ps);
1877 void (*debugfs_print_current_performance_level)(struct radeon_device *rdev, struct seq_file *m);
1878 int (*force_performance_level)(struct radeon_device *rdev, enum radeon_dpm_forced_level level);
1879 bool (*vblank_too_short)(struct radeon_device *rdev);
1880 void (*powergate_uvd)(struct radeon_device *rdev, bool gate);
1881 void (*enable_bapm)(struct radeon_device *rdev, bool enable);
1882 } dpm;
1883 /* pageflipping */
1884 struct {
1885 void (*pre_page_flip)(struct radeon_device *rdev, int crtc);
1886 u32 (*page_flip)(struct radeon_device *rdev, int crtc, u64 crtc_base);
1887 void (*post_page_flip)(struct radeon_device *rdev, int crtc);
1888 } pflip;
1889 };
1890
1891 /*
1892 * Asic structures
1893 */
1894 struct r100_asic {
1895 const unsigned *reg_safe_bm;
1896 unsigned reg_safe_bm_size;
1897 u32 hdp_cntl;
1898 };
1899
1900 struct r300_asic {
1901 const unsigned *reg_safe_bm;
1902 unsigned reg_safe_bm_size;
1903 u32 resync_scratch;
1904 u32 hdp_cntl;
1905 };
1906
1907 struct r600_asic {
1908 unsigned max_pipes;
1909 unsigned max_tile_pipes;
1910 unsigned max_simds;
1911 unsigned max_backends;
1912 unsigned max_gprs;
1913 unsigned max_threads;
1914 unsigned max_stack_entries;
1915 unsigned max_hw_contexts;
1916 unsigned max_gs_threads;
1917 unsigned sx_max_export_size;
1918 unsigned sx_max_export_pos_size;
1919 unsigned sx_max_export_smx_size;
1920 unsigned sq_num_cf_insts;
1921 unsigned tiling_nbanks;
1922 unsigned tiling_npipes;
1923 unsigned tiling_group_size;
1924 unsigned tile_config;
1925 unsigned backend_map;
1926 };
1927
1928 struct rv770_asic {
1929 unsigned max_pipes;
1930 unsigned max_tile_pipes;
1931 unsigned max_simds;
1932 unsigned max_backends;
1933 unsigned max_gprs;
1934 unsigned max_threads;
1935 unsigned max_stack_entries;
1936 unsigned max_hw_contexts;
1937 unsigned max_gs_threads;
1938 unsigned sx_max_export_size;
1939 unsigned sx_max_export_pos_size;
1940 unsigned sx_max_export_smx_size;
1941 unsigned sq_num_cf_insts;
1942 unsigned sx_num_of_sets;
1943 unsigned sc_prim_fifo_size;
1944 unsigned sc_hiz_tile_fifo_size;
1945 unsigned sc_earlyz_tile_fifo_fize;
1946 unsigned tiling_nbanks;
1947 unsigned tiling_npipes;
1948 unsigned tiling_group_size;
1949 unsigned tile_config;
1950 unsigned backend_map;
1951 };
1952
1953 struct evergreen_asic {
1954 unsigned num_ses;
1955 unsigned max_pipes;
1956 unsigned max_tile_pipes;
1957 unsigned max_simds;
1958 unsigned max_backends;
1959 unsigned max_gprs;
1960 unsigned max_threads;
1961 unsigned max_stack_entries;
1962 unsigned max_hw_contexts;
1963 unsigned max_gs_threads;
1964 unsigned sx_max_export_size;
1965 unsigned sx_max_export_pos_size;
1966 unsigned sx_max_export_smx_size;
1967 unsigned sq_num_cf_insts;
1968 unsigned sx_num_of_sets;
1969 unsigned sc_prim_fifo_size;
1970 unsigned sc_hiz_tile_fifo_size;
1971 unsigned sc_earlyz_tile_fifo_size;
1972 unsigned tiling_nbanks;
1973 unsigned tiling_npipes;
1974 unsigned tiling_group_size;
1975 unsigned tile_config;
1976 unsigned backend_map;
1977 };
1978
1979 struct cayman_asic {
1980 unsigned max_shader_engines;
1981 unsigned max_pipes_per_simd;
1982 unsigned max_tile_pipes;
1983 unsigned max_simds_per_se;
1984 unsigned max_backends_per_se;
1985 unsigned max_texture_channel_caches;
1986 unsigned max_gprs;
1987 unsigned max_threads;
1988 unsigned max_gs_threads;
1989 unsigned max_stack_entries;
1990 unsigned sx_num_of_sets;
1991 unsigned sx_max_export_size;
1992 unsigned sx_max_export_pos_size;
1993 unsigned sx_max_export_smx_size;
1994 unsigned max_hw_contexts;
1995 unsigned sq_num_cf_insts;
1996 unsigned sc_prim_fifo_size;
1997 unsigned sc_hiz_tile_fifo_size;
1998 unsigned sc_earlyz_tile_fifo_size;
1999
2000 unsigned num_shader_engines;
2001 unsigned num_shader_pipes_per_simd;
2002 unsigned num_tile_pipes;
2003 unsigned num_simds_per_se;
2004 unsigned num_backends_per_se;
2005 unsigned backend_disable_mask_per_asic;
2006 unsigned backend_map;
2007 unsigned num_texture_channel_caches;
2008 unsigned mem_max_burst_length_bytes;
2009 unsigned mem_row_size_in_kb;
2010 unsigned shader_engine_tile_size;
2011 unsigned num_gpus;
2012 unsigned multi_gpu_tile_size;
2013
2014 unsigned tile_config;
2015 };
2016
2017 struct si_asic {
2018 unsigned max_shader_engines;
2019 unsigned max_tile_pipes;
2020 unsigned max_cu_per_sh;
2021 unsigned max_sh_per_se;
2022 unsigned max_backends_per_se;
2023 unsigned max_texture_channel_caches;
2024 unsigned max_gprs;
2025 unsigned max_gs_threads;
2026 unsigned max_hw_contexts;
2027 unsigned sc_prim_fifo_size_frontend;
2028 unsigned sc_prim_fifo_size_backend;
2029 unsigned sc_hiz_tile_fifo_size;
2030 unsigned sc_earlyz_tile_fifo_size;
2031
2032 unsigned num_tile_pipes;
2033 unsigned backend_enable_mask;
2034 unsigned backend_disable_mask_per_asic;
2035 unsigned backend_map;
2036 unsigned num_texture_channel_caches;
2037 unsigned mem_max_burst_length_bytes;
2038 unsigned mem_row_size_in_kb;
2039 unsigned shader_engine_tile_size;
2040 unsigned num_gpus;
2041 unsigned multi_gpu_tile_size;
2042
2043 unsigned tile_config;
2044 uint32_t tile_mode_array[32];
2045 };
2046
2047 struct cik_asic {
2048 unsigned max_shader_engines;
2049 unsigned max_tile_pipes;
2050 unsigned max_cu_per_sh;
2051 unsigned max_sh_per_se;
2052 unsigned max_backends_per_se;
2053 unsigned max_texture_channel_caches;
2054 unsigned max_gprs;
2055 unsigned max_gs_threads;
2056 unsigned max_hw_contexts;
2057 unsigned sc_prim_fifo_size_frontend;
2058 unsigned sc_prim_fifo_size_backend;
2059 unsigned sc_hiz_tile_fifo_size;
2060 unsigned sc_earlyz_tile_fifo_size;
2061
2062 unsigned num_tile_pipes;
2063 unsigned backend_enable_mask;
2064 unsigned backend_disable_mask_per_asic;
2065 unsigned backend_map;
2066 unsigned num_texture_channel_caches;
2067 unsigned mem_max_burst_length_bytes;
2068 unsigned mem_row_size_in_kb;
2069 unsigned shader_engine_tile_size;
2070 unsigned num_gpus;
2071 unsigned multi_gpu_tile_size;
2072
2073 unsigned tile_config;
2074 uint32_t tile_mode_array[32];
2075 uint32_t macrotile_mode_array[16];
2076 };
2077
2078 union radeon_asic_config {
2079 struct r300_asic r300;
2080 struct r100_asic r100;
2081 struct r600_asic r600;
2082 struct rv770_asic rv770;
2083 struct evergreen_asic evergreen;
2084 struct cayman_asic cayman;
2085 struct si_asic si;
2086 struct cik_asic cik;
2087 };
2088
2089 /*
2090 * asic initizalization from radeon_asic.c
2091 */
2092 void radeon_agp_disable(struct radeon_device *rdev);
2093 int radeon_asic_init(struct radeon_device *rdev);
2094
2095
2096 /*
2097 * IOCTL.
2098 */
2099 int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
2100 struct drm_file *filp);
2101 int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
2102 struct drm_file *filp);
2103 int radeon_gem_pin_ioctl(struct drm_device *dev, void *data,
2104 struct drm_file *file_priv);
2105 int radeon_gem_unpin_ioctl(struct drm_device *dev, void *data,
2106 struct drm_file *file_priv);
2107 int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
2108 struct drm_file *file_priv);
2109 int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
2110 struct drm_file *file_priv);
2111 int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
2112 struct drm_file *filp);
2113 int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
2114 struct drm_file *filp);
2115 int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
2116 struct drm_file *filp);
2117 int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
2118 struct drm_file *filp);
2119 int radeon_gem_va_ioctl(struct drm_device *dev, void *data,
2120 struct drm_file *filp);
2121 int radeon_gem_op_ioctl(struct drm_device *dev, void *data,
2122 struct drm_file *filp);
2123 int radeon_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);
2124 int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
2125 struct drm_file *filp);
2126 int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
2127 struct drm_file *filp);
2128
2129 /* VRAM scratch page for HDP bug, default vram page */
2130 struct r600_vram_scratch {
2131 struct radeon_bo *robj;
2132 volatile uint32_t *ptr;
2133 u64 gpu_addr;
2134 };
2135
2136 /*
2137 * ACPI
2138 */
2139 struct radeon_atif_notification_cfg {
2140 bool enabled;
2141 int command_code;
2142 };
2143
2144 struct radeon_atif_notifications {
2145 bool display_switch;
2146 bool expansion_mode_change;
2147 bool thermal_state;
2148 bool forced_power_state;
2149 bool system_power_state;
2150 bool display_conf_change;
2151 bool px_gfx_switch;
2152 bool brightness_change;
2153 bool dgpu_display_event;
2154 };
2155
2156 struct radeon_atif_functions {
2157 bool system_params;
2158 bool sbios_requests;
2159 bool select_active_disp;
2160 bool lid_state;
2161 bool get_tv_standard;
2162 bool set_tv_standard;
2163 bool get_panel_expansion_mode;
2164 bool set_panel_expansion_mode;
2165 bool temperature_change;
2166 bool graphics_device_types;
2167 };
2168
2169 struct radeon_atif {
2170 struct radeon_atif_notifications notifications;
2171 struct radeon_atif_functions functions;
2172 struct radeon_atif_notification_cfg notification_cfg;
2173 struct radeon_encoder *encoder_for_bl;
2174 };
2175
2176 struct radeon_atcs_functions {
2177 bool get_ext_state;
2178 bool pcie_perf_req;
2179 bool pcie_dev_rdy;
2180 bool pcie_bus_width;
2181 };
2182
2183 struct radeon_atcs {
2184 struct radeon_atcs_functions functions;
2185 };
2186
2187 /*
2188 * Core structure, functions and helpers.
2189 */
2190 typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
2191 typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
2192
2193 struct radeon_device {
2194 struct device *dev;
2195 struct drm_device *ddev;
2196 struct pci_dev *pdev;
2197 struct rw_semaphore exclusive_lock;
2198 /* ASIC */
2199 union radeon_asic_config config;
2200 enum radeon_family family;
2201 unsigned long flags;
2202 int usec_timeout;
2203 enum radeon_pll_errata pll_errata;
2204 int num_gb_pipes;
2205 int num_z_pipes;
2206 int disp_priority;
2207 /* BIOS */
2208 uint8_t *bios;
2209 bool is_atom_bios;
2210 uint16_t bios_header_start;
2211 struct radeon_bo *stollen_vga_memory;
2212 /* Register mmio */
2213 resource_size_t rmmio_base;
2214 resource_size_t rmmio_size;
2215 /* protects concurrent MM_INDEX/DATA based register access */
2216 spinlock_t mmio_idx_lock;
2217 /* protects concurrent SMC based register access */
2218 spinlock_t smc_idx_lock;
2219 /* protects concurrent PLL register access */
2220 spinlock_t pll_idx_lock;
2221 /* protects concurrent MC register access */
2222 spinlock_t mc_idx_lock;
2223 /* protects concurrent PCIE register access */
2224 spinlock_t pcie_idx_lock;
2225 /* protects concurrent PCIE_PORT register access */
2226 spinlock_t pciep_idx_lock;
2227 /* protects concurrent PIF register access */
2228 spinlock_t pif_idx_lock;
2229 /* protects concurrent CG register access */
2230 spinlock_t cg_idx_lock;
2231 /* protects concurrent UVD register access */
2232 spinlock_t uvd_idx_lock;
2233 /* protects concurrent RCU register access */
2234 spinlock_t rcu_idx_lock;
2235 /* protects concurrent DIDT register access */
2236 spinlock_t didt_idx_lock;
2237 /* protects concurrent ENDPOINT (audio) register access */
2238 spinlock_t end_idx_lock;
2239 void __iomem *rmmio;
2240 radeon_rreg_t mc_rreg;
2241 radeon_wreg_t mc_wreg;
2242 radeon_rreg_t pll_rreg;
2243 radeon_wreg_t pll_wreg;
2244 uint32_t pcie_reg_mask;
2245 radeon_rreg_t pciep_rreg;
2246 radeon_wreg_t pciep_wreg;
2247 /* io port */
2248 void __iomem *rio_mem;
2249 resource_size_t rio_mem_size;
2250 struct radeon_clock clock;
2251 struct radeon_mc mc;
2252 struct radeon_gart gart;
2253 struct radeon_mode_info mode_info;
2254 struct radeon_scratch scratch;
2255 struct radeon_doorbell doorbell;
2256 struct radeon_mman mman;
2257 struct radeon_fence_driver fence_drv[RADEON_NUM_RINGS];
2258 wait_queue_head_t fence_queue;
2259 struct mutex ring_lock;
2260 struct radeon_ring ring[RADEON_NUM_RINGS];
2261 bool ib_pool_ready;
2262 struct radeon_sa_manager ring_tmp_bo;
2263 struct radeon_irq irq;
2264 struct radeon_asic *asic;
2265 struct radeon_gem gem;
2266 struct radeon_pm pm;
2267 struct radeon_uvd uvd;
2268 struct radeon_vce vce;
2269 uint32_t bios_scratch[RADEON_BIOS_NUM_SCRATCH];
2270 struct radeon_wb wb;
2271 struct radeon_dummy_page dummy_page;
2272 bool shutdown;
2273 bool suspend;
2274 bool need_dma32;
2275 bool accel_working;
2276 bool fastfb_working; /* IGP feature*/
2277 bool needs_reset;
2278 struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
2279 const struct firmware *me_fw; /* all family ME firmware */
2280 const struct firmware *pfp_fw; /* r6/700 PFP firmware */
2281 const struct firmware *rlc_fw; /* r6/700 RLC firmware */
2282 const struct firmware *mc_fw; /* NI MC firmware */
2283 const struct firmware *ce_fw; /* SI CE firmware */
2284 const struct firmware *mec_fw; /* CIK MEC firmware */
2285 const struct firmware *sdma_fw; /* CIK SDMA firmware */
2286 const struct firmware *smc_fw; /* SMC firmware */
2287 const struct firmware *uvd_fw; /* UVD firmware */
2288 const struct firmware *vce_fw; /* VCE firmware */
2289 struct r600_vram_scratch vram_scratch;
2290 int msi_enabled; /* msi enabled */
2291 struct r600_ih ih; /* r6/700 interrupt ring */
2292 struct radeon_rlc rlc;
2293 struct radeon_mec mec;
2294 struct work_struct hotplug_work;
2295 struct work_struct audio_work;
2296 struct work_struct reset_work;
2297 int num_crtc; /* number of crtcs */
2298 struct mutex dc_hw_i2c_mutex; /* display controller hw i2c mutex */
2299 bool has_uvd;
2300 struct r600_audio audio; /* audio stuff */
2301 struct notifier_block acpi_nb;
2302 /* only one userspace can use Hyperz features or CMASK at a time */
2303 struct drm_file *hyperz_filp;
2304 struct drm_file *cmask_filp;
2305 /* i2c buses */
2306 struct radeon_i2c_chan *i2c_bus[RADEON_MAX_I2C_BUS];
2307 /* debugfs */
2308 struct radeon_debugfs debugfs[RADEON_DEBUGFS_MAX_COMPONENTS];
2309 unsigned debugfs_count;
2310 /* virtual memory */
2311 struct radeon_vm_manager vm_manager;
2312 struct mutex gpu_clock_mutex;
2313 /* memory stats */
2314 atomic64_t vram_usage;
2315 atomic64_t gtt_usage;
2316 atomic64_t num_bytes_moved;
2317 /* ACPI interface */
2318 struct radeon_atif atif;
2319 struct radeon_atcs atcs;
2320 /* srbm instance registers */
2321 struct mutex srbm_mutex;
2322 /* clock, powergating flags */
2323 u32 cg_flags;
2324 u32 pg_flags;
2325
2326 struct dev_pm_domain vga_pm_domain;
2327 bool have_disp_power_ref;
2328 };
2329
2330 int radeon_device_init(struct radeon_device *rdev,
2331 struct drm_device *ddev,
2332 struct pci_dev *pdev,
2333 uint32_t flags);
2334 void radeon_device_fini(struct radeon_device *rdev);
2335 int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
2336
2337 uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg,
2338 bool always_indirect);
2339 void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v,
2340 bool always_indirect);
2341 u32 r100_io_rreg(struct radeon_device *rdev, u32 reg);
2342 void r100_io_wreg(struct radeon_device *rdev, u32 reg, u32 v);
2343
2344 u32 cik_mm_rdoorbell(struct radeon_device *rdev, u32 index);
2345 void cik_mm_wdoorbell(struct radeon_device *rdev, u32 index, u32 v);
2346
2347 /*
2348 * Cast helper
2349 */
2350 #define to_radeon_fence(p) ((struct radeon_fence *)(p))
2351
2352 /*
2353 * Registers read & write functions.
2354 */
2355 #define RREG8(reg) readb((rdev->rmmio) + (reg))
2356 #define WREG8(reg, v) writeb(v, (rdev->rmmio) + (reg))
2357 #define RREG16(reg) readw((rdev->rmmio) + (reg))
2358 #define WREG16(reg, v) writew(v, (rdev->rmmio) + (reg))
2359 #define RREG32(reg) r100_mm_rreg(rdev, (reg), false)
2360 #define RREG32_IDX(reg) r100_mm_rreg(rdev, (reg), true)
2361 #define DREG32(reg) printk(KERN_INFO "REGISTER: " #reg " : 0x%08X\n", r100_mm_rreg(rdev, (reg), false))
2362 #define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v), false)
2363 #define WREG32_IDX(reg, v) r100_mm_wreg(rdev, (reg), (v), true)
2364 #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
2365 #define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
2366 #define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg))
2367 #define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v))
2368 #define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg))
2369 #define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v))
2370 #define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
2371 #define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
2372 #define RREG32_PCIE_PORT(reg) rdev->pciep_rreg(rdev, (reg))
2373 #define WREG32_PCIE_PORT(reg, v) rdev->pciep_wreg(rdev, (reg), (v))
2374 #define RREG32_SMC(reg) tn_smc_rreg(rdev, (reg))
2375 #define WREG32_SMC(reg, v) tn_smc_wreg(rdev, (reg), (v))
2376 #define RREG32_RCU(reg) r600_rcu_rreg(rdev, (reg))
2377 #define WREG32_RCU(reg, v) r600_rcu_wreg(rdev, (reg), (v))
2378 #define RREG32_CG(reg) eg_cg_rreg(rdev, (reg))
2379 #define WREG32_CG(reg, v) eg_cg_wreg(rdev, (reg), (v))
2380 #define RREG32_PIF_PHY0(reg) eg_pif_phy0_rreg(rdev, (reg))
2381 #define WREG32_PIF_PHY0(reg, v) eg_pif_phy0_wreg(rdev, (reg), (v))
2382 #define RREG32_PIF_PHY1(reg) eg_pif_phy1_rreg(rdev, (reg))
2383 #define WREG32_PIF_PHY1(reg, v) eg_pif_phy1_wreg(rdev, (reg), (v))
2384 #define RREG32_UVD_CTX(reg) r600_uvd_ctx_rreg(rdev, (reg))
2385 #define WREG32_UVD_CTX(reg, v) r600_uvd_ctx_wreg(rdev, (reg), (v))
2386 #define RREG32_DIDT(reg) cik_didt_rreg(rdev, (reg))
2387 #define WREG32_DIDT(reg, v) cik_didt_wreg(rdev, (reg), (v))
2388 #define WREG32_P(reg, val, mask) \
2389 do { \
2390 uint32_t tmp_ = RREG32(reg); \
2391 tmp_ &= (mask); \
2392 tmp_ |= ((val) & ~(mask)); \
2393 WREG32(reg, tmp_); \
2394 } while (0)
2395 #define WREG32_AND(reg, and) WREG32_P(reg, 0, and)
2396 #define WREG32_OR(reg, or) WREG32_P(reg, or, ~(or))
2397 #define WREG32_PLL_P(reg, val, mask) \
2398 do { \
2399 uint32_t tmp_ = RREG32_PLL(reg); \
2400 tmp_ &= (mask); \
2401 tmp_ |= ((val) & ~(mask)); \
2402 WREG32_PLL(reg, tmp_); \
2403 } while (0)
2404 #define DREG32_SYS(sqf, rdev, reg) seq_printf((sqf), #reg " : 0x%08X\n", r100_mm_rreg((rdev), (reg), false))
2405 #define RREG32_IO(reg) r100_io_rreg(rdev, (reg))
2406 #define WREG32_IO(reg, v) r100_io_wreg(rdev, (reg), (v))
2407
2408 #define RDOORBELL32(index) cik_mm_rdoorbell(rdev, (index))
2409 #define WDOORBELL32(index, v) cik_mm_wdoorbell(rdev, (index), (v))
2410
2411 /*
2412 * Indirect registers accessor
2413 */
2414 static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)
2415 {
2416 unsigned long flags;
2417 uint32_t r;
2418
2419 spin_lock_irqsave(&rdev->pcie_idx_lock, flags);
2420 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
2421 r = RREG32(RADEON_PCIE_DATA);
2422 spin_unlock_irqrestore(&rdev->pcie_idx_lock, flags);
2423 return r;
2424 }
2425
2426 static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
2427 {
2428 unsigned long flags;
2429
2430 spin_lock_irqsave(&rdev->pcie_idx_lock, flags);
2431 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
2432 WREG32(RADEON_PCIE_DATA, (v));
2433 spin_unlock_irqrestore(&rdev->pcie_idx_lock, flags);
2434 }
2435
2436 static inline u32 tn_smc_rreg(struct radeon_device *rdev, u32 reg)
2437 {
2438 unsigned long flags;
2439 u32 r;
2440
2441 spin_lock_irqsave(&rdev->smc_idx_lock, flags);
2442 WREG32(TN_SMC_IND_INDEX_0, (reg));
2443 r = RREG32(TN_SMC_IND_DATA_0);
2444 spin_unlock_irqrestore(&rdev->smc_idx_lock, flags);
2445 return r;
2446 }
2447
2448 static inline void tn_smc_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2449 {
2450 unsigned long flags;
2451
2452 spin_lock_irqsave(&rdev->smc_idx_lock, flags);
2453 WREG32(TN_SMC_IND_INDEX_0, (reg));
2454 WREG32(TN_SMC_IND_DATA_0, (v));
2455 spin_unlock_irqrestore(&rdev->smc_idx_lock, flags);
2456 }
2457
2458 static inline u32 r600_rcu_rreg(struct radeon_device *rdev, u32 reg)
2459 {
2460 unsigned long flags;
2461 u32 r;
2462
2463 spin_lock_irqsave(&rdev->rcu_idx_lock, flags);
2464 WREG32(R600_RCU_INDEX, ((reg) & 0x1fff));
2465 r = RREG32(R600_RCU_DATA);
2466 spin_unlock_irqrestore(&rdev->rcu_idx_lock, flags);
2467 return r;
2468 }
2469
2470 static inline void r600_rcu_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2471 {
2472 unsigned long flags;
2473
2474 spin_lock_irqsave(&rdev->rcu_idx_lock, flags);
2475 WREG32(R600_RCU_INDEX, ((reg) & 0x1fff));
2476 WREG32(R600_RCU_DATA, (v));
2477 spin_unlock_irqrestore(&rdev->rcu_idx_lock, flags);
2478 }
2479
2480 static inline u32 eg_cg_rreg(struct radeon_device *rdev, u32 reg)
2481 {
2482 unsigned long flags;
2483 u32 r;
2484
2485 spin_lock_irqsave(&rdev->cg_idx_lock, flags);
2486 WREG32(EVERGREEN_CG_IND_ADDR, ((reg) & 0xffff));
2487 r = RREG32(EVERGREEN_CG_IND_DATA);
2488 spin_unlock_irqrestore(&rdev->cg_idx_lock, flags);
2489 return r;
2490 }
2491
2492 static inline void eg_cg_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2493 {
2494 unsigned long flags;
2495
2496 spin_lock_irqsave(&rdev->cg_idx_lock, flags);
2497 WREG32(EVERGREEN_CG_IND_ADDR, ((reg) & 0xffff));
2498 WREG32(EVERGREEN_CG_IND_DATA, (v));
2499 spin_unlock_irqrestore(&rdev->cg_idx_lock, flags);
2500 }
2501
2502 static inline u32 eg_pif_phy0_rreg(struct radeon_device *rdev, u32 reg)
2503 {
2504 unsigned long flags;
2505 u32 r;
2506
2507 spin_lock_irqsave(&rdev->pif_idx_lock, flags);
2508 WREG32(EVERGREEN_PIF_PHY0_INDEX, ((reg) & 0xffff));
2509 r = RREG32(EVERGREEN_PIF_PHY0_DATA);
2510 spin_unlock_irqrestore(&rdev->pif_idx_lock, flags);
2511 return r;
2512 }
2513
2514 static inline void eg_pif_phy0_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2515 {
2516 unsigned long flags;
2517
2518 spin_lock_irqsave(&rdev->pif_idx_lock, flags);
2519 WREG32(EVERGREEN_PIF_PHY0_INDEX, ((reg) & 0xffff));
2520 WREG32(EVERGREEN_PIF_PHY0_DATA, (v));
2521 spin_unlock_irqrestore(&rdev->pif_idx_lock, flags);
2522 }
2523
2524 static inline u32 eg_pif_phy1_rreg(struct radeon_device *rdev, u32 reg)
2525 {
2526 unsigned long flags;
2527 u32 r;
2528
2529 spin_lock_irqsave(&rdev->pif_idx_lock, flags);
2530 WREG32(EVERGREEN_PIF_PHY1_INDEX, ((reg) & 0xffff));
2531 r = RREG32(EVERGREEN_PIF_PHY1_DATA);
2532 spin_unlock_irqrestore(&rdev->pif_idx_lock, flags);
2533 return r;
2534 }
2535
2536 static inline void eg_pif_phy1_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2537 {
2538 unsigned long flags;
2539
2540 spin_lock_irqsave(&rdev->pif_idx_lock, flags);
2541 WREG32(EVERGREEN_PIF_PHY1_INDEX, ((reg) & 0xffff));
2542 WREG32(EVERGREEN_PIF_PHY1_DATA, (v));
2543 spin_unlock_irqrestore(&rdev->pif_idx_lock, flags);
2544 }
2545
2546 static inline u32 r600_uvd_ctx_rreg(struct radeon_device *rdev, u32 reg)
2547 {
2548 unsigned long flags;
2549 u32 r;
2550
2551 spin_lock_irqsave(&rdev->uvd_idx_lock, flags);
2552 WREG32(R600_UVD_CTX_INDEX, ((reg) & 0x1ff));
2553 r = RREG32(R600_UVD_CTX_DATA);
2554 spin_unlock_irqrestore(&rdev->uvd_idx_lock, flags);
2555 return r;
2556 }
2557
2558 static inline void r600_uvd_ctx_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2559 {
2560 unsigned long flags;
2561
2562 spin_lock_irqsave(&rdev->uvd_idx_lock, flags);
2563 WREG32(R600_UVD_CTX_INDEX, ((reg) & 0x1ff));
2564 WREG32(R600_UVD_CTX_DATA, (v));
2565 spin_unlock_irqrestore(&rdev->uvd_idx_lock, flags);
2566 }
2567
2568
2569 static inline u32 cik_didt_rreg(struct radeon_device *rdev, u32 reg)
2570 {
2571 unsigned long flags;
2572 u32 r;
2573
2574 spin_lock_irqsave(&rdev->didt_idx_lock, flags);
2575 WREG32(CIK_DIDT_IND_INDEX, (reg));
2576 r = RREG32(CIK_DIDT_IND_DATA);
2577 spin_unlock_irqrestore(&rdev->didt_idx_lock, flags);
2578 return r;
2579 }
2580
2581 static inline void cik_didt_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2582 {
2583 unsigned long flags;
2584
2585 spin_lock_irqsave(&rdev->didt_idx_lock, flags);
2586 WREG32(CIK_DIDT_IND_INDEX, (reg));
2587 WREG32(CIK_DIDT_IND_DATA, (v));
2588 spin_unlock_irqrestore(&rdev->didt_idx_lock, flags);
2589 }
2590
2591 void r100_pll_errata_after_index(struct radeon_device *rdev);
2592
2593
2594 /*
2595 * ASICs helpers.
2596 */
2597 #define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \
2598 (rdev->pdev->device == 0x5969))
2599 #define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \
2600 (rdev->family == CHIP_RV200) || \
2601 (rdev->family == CHIP_RS100) || \
2602 (rdev->family == CHIP_RS200) || \
2603 (rdev->family == CHIP_RV250) || \
2604 (rdev->family == CHIP_RV280) || \
2605 (rdev->family == CHIP_RS300))
2606 #define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300) || \
2607 (rdev->family == CHIP_RV350) || \
2608 (rdev->family == CHIP_R350) || \
2609 (rdev->family == CHIP_RV380) || \
2610 (rdev->family == CHIP_R420) || \
2611 (rdev->family == CHIP_R423) || \
2612 (rdev->family == CHIP_RV410) || \
2613 (rdev->family == CHIP_RS400) || \
2614 (rdev->family == CHIP_RS480))
2615 #define ASIC_IS_X2(rdev) ((rdev->ddev->pdev->device == 0x9441) || \
2616 (rdev->ddev->pdev->device == 0x9443) || \
2617 (rdev->ddev->pdev->device == 0x944B) || \
2618 (rdev->ddev->pdev->device == 0x9506) || \
2619 (rdev->ddev->pdev->device == 0x9509) || \
2620 (rdev->ddev->pdev->device == 0x950F) || \
2621 (rdev->ddev->pdev->device == 0x689C) || \
2622 (rdev->ddev->pdev->device == 0x689D))
2623 #define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600))
2624 #define ASIC_IS_DCE2(rdev) ((rdev->family == CHIP_RS600) || \
2625 (rdev->family == CHIP_RS690) || \
2626 (rdev->family == CHIP_RS740) || \
2627 (rdev->family >= CHIP_R600))
2628 #define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620))
2629 #define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730))
2630 #define ASIC_IS_DCE4(rdev) ((rdev->family >= CHIP_CEDAR))
2631 #define ASIC_IS_DCE41(rdev) ((rdev->family >= CHIP_PALM) && \
2632 (rdev->flags & RADEON_IS_IGP))
2633 #define ASIC_IS_DCE5(rdev) ((rdev->family >= CHIP_BARTS))
2634 #define ASIC_IS_DCE6(rdev) ((rdev->family >= CHIP_ARUBA))
2635 #define ASIC_IS_DCE61(rdev) ((rdev->family >= CHIP_ARUBA) && \
2636 (rdev->flags & RADEON_IS_IGP))
2637 #define ASIC_IS_DCE64(rdev) ((rdev->family == CHIP_OLAND))
2638 #define ASIC_IS_NODCE(rdev) ((rdev->family == CHIP_HAINAN))
2639 #define ASIC_IS_DCE8(rdev) ((rdev->family >= CHIP_BONAIRE))
2640
2641 #define ASIC_IS_LOMBOK(rdev) ((rdev->ddev->pdev->device == 0x6849) || \
2642 (rdev->ddev->pdev->device == 0x6850) || \
2643 (rdev->ddev->pdev->device == 0x6858) || \
2644 (rdev->ddev->pdev->device == 0x6859) || \
2645 (rdev->ddev->pdev->device == 0x6840) || \
2646 (rdev->ddev->pdev->device == 0x6841) || \
2647 (rdev->ddev->pdev->device == 0x6842) || \
2648 (rdev->ddev->pdev->device == 0x6843))
2649
2650 /*
2651 * BIOS helpers.
2652 */
2653 #define RBIOS8(i) (rdev->bios[i])
2654 #define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8))
2655 #define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16))
2656
2657 int radeon_combios_init(struct radeon_device *rdev);
2658 void radeon_combios_fini(struct radeon_device *rdev);
2659 int radeon_atombios_init(struct radeon_device *rdev);
2660 void radeon_atombios_fini(struct radeon_device *rdev);
2661
2662
2663 /*
2664 * RING helpers.
2665 */
2666 #if DRM_DEBUG_CODE == 0
2667 static inline void radeon_ring_write(struct radeon_ring *ring, uint32_t v)
2668 {
2669 ring->ring[ring->wptr++] = v;
2670 ring->wptr &= ring->ptr_mask;
2671 ring->count_dw--;
2672 ring->ring_free_dw--;
2673 }
2674 #else
2675 /* With debugging this is just too big to inline */
2676 void radeon_ring_write(struct radeon_ring *ring, uint32_t v);
2677 #endif
2678
2679 /*
2680 * ASICs macro.
2681 */
2682 #define radeon_init(rdev) (rdev)->asic->init((rdev))
2683 #define radeon_fini(rdev) (rdev)->asic->fini((rdev))
2684 #define radeon_resume(rdev) (rdev)->asic->resume((rdev))
2685 #define radeon_suspend(rdev) (rdev)->asic->suspend((rdev))
2686 #define radeon_cs_parse(rdev, r, p) (rdev)->asic->ring[(r)]->cs_parse((p))
2687 #define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state))
2688 #define radeon_asic_reset(rdev) (rdev)->asic->asic_reset((rdev))
2689 #define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart.tlb_flush((rdev))
2690 #define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart.set_page((rdev), (i), (p))
2691 #define radeon_asic_vm_init(rdev) (rdev)->asic->vm.init((rdev))
2692 #define radeon_asic_vm_fini(rdev) (rdev)->asic->vm.fini((rdev))
2693 #define radeon_asic_vm_set_page(rdev, ib, pe, addr, count, incr, flags) ((rdev)->asic->vm.set_page((rdev), (ib), (pe), (addr), (count), (incr), (flags)))
2694 #define radeon_ring_start(rdev, r, cp) (rdev)->asic->ring[(r)]->ring_start((rdev), (cp))
2695 #define radeon_ring_test(rdev, r, cp) (rdev)->asic->ring[(r)]->ring_test((rdev), (cp))
2696 #define radeon_ib_test(rdev, r, cp) (rdev)->asic->ring[(r)]->ib_test((rdev), (cp))
2697 #define radeon_ring_ib_execute(rdev, r, ib) (rdev)->asic->ring[(r)]->ib_execute((rdev), (ib))
2698 #define radeon_ring_ib_parse(rdev, r, ib) (rdev)->asic->ring[(r)]->ib_parse((rdev), (ib))
2699 #define radeon_ring_is_lockup(rdev, r, cp) (rdev)->asic->ring[(r)]->is_lockup((rdev), (cp))
2700 #define radeon_ring_vm_flush(rdev, r, vm) (rdev)->asic->ring[(r)]->vm_flush((rdev), (r), (vm))
2701 #define radeon_ring_get_rptr(rdev, r) (rdev)->asic->ring[(r)->idx]->get_rptr((rdev), (r))
2702 #define radeon_ring_get_wptr(rdev, r) (rdev)->asic->ring[(r)->idx]->get_wptr((rdev), (r))
2703 #define radeon_ring_set_wptr(rdev, r) (rdev)->asic->ring[(r)->idx]->set_wptr((rdev), (r))
2704 #define radeon_irq_set(rdev) (rdev)->asic->irq.set((rdev))
2705 #define radeon_irq_process(rdev) (rdev)->asic->irq.process((rdev))
2706 #define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->display.get_vblank_counter((rdev), (crtc))
2707 #define radeon_set_backlight_level(rdev, e, l) (rdev)->asic->display.set_backlight_level((e), (l))
2708 #define radeon_get_backlight_level(rdev, e) (rdev)->asic->display.get_backlight_level((e))
2709 #define radeon_hdmi_enable(rdev, e, b) (rdev)->asic->display.hdmi_enable((e), (b))
2710 #define radeon_hdmi_setmode(rdev, e, m) (rdev)->asic->display.hdmi_setmode((e), (m))
2711 #define radeon_fence_ring_emit(rdev, r, fence) (rdev)->asic->ring[(r)]->emit_fence((rdev), (fence))
2712 #define radeon_semaphore_ring_emit(rdev, r, cp, semaphore, emit_wait) (rdev)->asic->ring[(r)]->emit_semaphore((rdev), (cp), (semaphore), (emit_wait))
2713 #define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy.blit((rdev), (s), (d), (np), (f))
2714 #define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy.dma((rdev), (s), (d), (np), (f))
2715 #define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy.copy((rdev), (s), (d), (np), (f))
2716 #define radeon_copy_blit_ring_index(rdev) (rdev)->asic->copy.blit_ring_index
2717 #define radeon_copy_dma_ring_index(rdev) (rdev)->asic->copy.dma_ring_index
2718 #define radeon_copy_ring_index(rdev) (rdev)->asic->copy.copy_ring_index
2719 #define radeon_get_engine_clock(rdev) (rdev)->asic->pm.get_engine_clock((rdev))
2720 #define radeon_set_engine_clock(rdev, e) (rdev)->asic->pm.set_engine_clock((rdev), (e))
2721 #define radeon_get_memory_clock(rdev) (rdev)->asic->pm.get_memory_clock((rdev))
2722 #define radeon_set_memory_clock(rdev, e) (rdev)->asic->pm.set_memory_clock((rdev), (e))
2723 #define radeon_get_pcie_lanes(rdev) (rdev)->asic->pm.get_pcie_lanes((rdev))
2724 #define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->pm.set_pcie_lanes((rdev), (l))
2725 #define radeon_set_clock_gating(rdev, e) (rdev)->asic->pm.set_clock_gating((rdev), (e))
2726 #define radeon_set_uvd_clocks(rdev, v, d) (rdev)->asic->pm.set_uvd_clocks((rdev), (v), (d))
2727 #define radeon_set_vce_clocks(rdev, ev, ec) (rdev)->asic->pm.set_vce_clocks((rdev), (ev), (ec))
2728 #define radeon_get_temperature(rdev) (rdev)->asic->pm.get_temperature((rdev))
2729 #define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->surface.set_reg((rdev), (r), (f), (p), (o), (s)))
2730 #define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->surface.clear_reg((rdev), (r)))
2731 #define radeon_bandwidth_update(rdev) (rdev)->asic->display.bandwidth_update((rdev))
2732 #define radeon_hpd_init(rdev) (rdev)->asic->hpd.init((rdev))
2733 #define radeon_hpd_fini(rdev) (rdev)->asic->hpd.fini((rdev))
2734 #define radeon_hpd_sense(rdev, h) (rdev)->asic->hpd.sense((rdev), (h))
2735 #define radeon_hpd_set_polarity(rdev, h) (rdev)->asic->hpd.set_polarity((rdev), (h))
2736 #define radeon_gui_idle(rdev) (rdev)->asic->gui_idle((rdev))
2737 #define radeon_pm_misc(rdev) (rdev)->asic->pm.misc((rdev))
2738 #define radeon_pm_prepare(rdev) (rdev)->asic->pm.prepare((rdev))
2739 #define radeon_pm_finish(rdev) (rdev)->asic->pm.finish((rdev))
2740 #define radeon_pm_init_profile(rdev) (rdev)->asic->pm.init_profile((rdev))
2741 #define radeon_pm_get_dynpm_state(rdev) (rdev)->asic->pm.get_dynpm_state((rdev))
2742 #define radeon_pre_page_flip(rdev, crtc) (rdev)->asic->pflip.pre_page_flip((rdev), (crtc))
2743 #define radeon_page_flip(rdev, crtc, base) (rdev)->asic->pflip.page_flip((rdev), (crtc), (base))
2744 #define radeon_post_page_flip(rdev, crtc) (rdev)->asic->pflip.post_page_flip((rdev), (crtc))
2745 #define radeon_wait_for_vblank(rdev, crtc) (rdev)->asic->display.wait_for_vblank((rdev), (crtc))
2746 #define radeon_mc_wait_for_idle(rdev) (rdev)->asic->mc_wait_for_idle((rdev))
2747 #define radeon_get_xclk(rdev) (rdev)->asic->get_xclk((rdev))
2748 #define radeon_get_gpu_clock_counter(rdev) (rdev)->asic->get_gpu_clock_counter((rdev))
2749 #define radeon_dpm_init(rdev) rdev->asic->dpm.init((rdev))
2750 #define radeon_dpm_setup_asic(rdev) rdev->asic->dpm.setup_asic((rdev))
2751 #define radeon_dpm_enable(rdev) rdev->asic->dpm.enable((rdev))
2752 #define radeon_dpm_late_enable(rdev) rdev->asic->dpm.late_enable((rdev))
2753 #define radeon_dpm_disable(rdev) rdev->asic->dpm.disable((rdev))
2754 #define radeon_dpm_pre_set_power_state(rdev) rdev->asic->dpm.pre_set_power_state((rdev))
2755 #define radeon_dpm_set_power_state(rdev) rdev->asic->dpm.set_power_state((rdev))
2756 #define radeon_dpm_post_set_power_state(rdev) rdev->asic->dpm.post_set_power_state((rdev))
2757 #define radeon_dpm_display_configuration_changed(rdev) rdev->asic->dpm.display_configuration_changed((rdev))
2758 #define radeon_dpm_fini(rdev) rdev->asic->dpm.fini((rdev))
2759 #define radeon_dpm_get_sclk(rdev, l) rdev->asic->dpm.get_sclk((rdev), (l))
2760 #define radeon_dpm_get_mclk(rdev, l) rdev->asic->dpm.get_mclk((rdev), (l))
2761 #define radeon_dpm_print_power_state(rdev, ps) rdev->asic->dpm.print_power_state((rdev), (ps))
2762 #define radeon_dpm_debugfs_print_current_performance_level(rdev, m) rdev->asic->dpm.debugfs_print_current_performance_level((rdev), (m))
2763 #define radeon_dpm_force_performance_level(rdev, l) rdev->asic->dpm.force_performance_level((rdev), (l))
2764 #define radeon_dpm_vblank_too_short(rdev) rdev->asic->dpm.vblank_too_short((rdev))
2765 #define radeon_dpm_powergate_uvd(rdev, g) rdev->asic->dpm.powergate_uvd((rdev), (g))
2766 #define radeon_dpm_enable_bapm(rdev, e) rdev->asic->dpm.enable_bapm((rdev), (e))
2767
2768 /* Common functions */
2769 /* AGP */
2770 extern int radeon_gpu_reset(struct radeon_device *rdev);
2771 extern void radeon_pci_config_reset(struct radeon_device *rdev);
2772 extern void r600_set_bios_scratch_engine_hung(struct radeon_device *rdev, bool hung);
2773 extern void radeon_agp_disable(struct radeon_device *rdev);
2774 extern int radeon_modeset_init(struct radeon_device *rdev);
2775 extern void radeon_modeset_fini(struct radeon_device *rdev);
2776 extern bool radeon_card_posted(struct radeon_device *rdev);
2777 extern void radeon_update_bandwidth_info(struct radeon_device *rdev);
2778 extern void radeon_update_display_priority(struct radeon_device *rdev);
2779 extern bool radeon_boot_test_post_card(struct radeon_device *rdev);
2780 extern void radeon_scratch_init(struct radeon_device *rdev);
2781 extern void radeon_wb_fini(struct radeon_device *rdev);
2782 extern int radeon_wb_init(struct radeon_device *rdev);
2783 extern void radeon_wb_disable(struct radeon_device *rdev);
2784 extern void radeon_surface_init(struct radeon_device *rdev);
2785 extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
2786 extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
2787 extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
2788 extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain);
2789 extern bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo);
2790 extern void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base);
2791 extern void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);
2792 extern int radeon_resume_kms(struct drm_device *dev, bool resume, bool fbcon);
2793 extern int radeon_suspend_kms(struct drm_device *dev, bool suspend, bool fbcon);
2794 extern void radeon_ttm_set_active_vram_size(struct radeon_device *rdev, u64 size);
2795 extern void radeon_program_register_sequence(struct radeon_device *rdev,
2796 const u32 *registers,
2797 const u32 array_size);
2798
2799 /*
2800 * vm
2801 */
2802 int radeon_vm_manager_init(struct radeon_device *rdev);
2803 void radeon_vm_manager_fini(struct radeon_device *rdev);
2804 int radeon_vm_init(struct radeon_device *rdev, struct radeon_vm *vm);
2805 void radeon_vm_fini(struct radeon_device *rdev, struct radeon_vm *vm);
2806 struct radeon_bo_list *radeon_vm_get_bos(struct radeon_device *rdev,
2807 struct radeon_vm *vm,
2808 struct list_head *head);
2809 struct radeon_fence *radeon_vm_grab_id(struct radeon_device *rdev,
2810 struct radeon_vm *vm, int ring);
2811 void radeon_vm_flush(struct radeon_device *rdev,
2812 struct radeon_vm *vm,
2813 int ring);
2814 void radeon_vm_fence(struct radeon_device *rdev,
2815 struct radeon_vm *vm,
2816 struct radeon_fence *fence);
2817 uint64_t radeon_vm_map_gart(struct radeon_device *rdev, uint64_t addr);
2818 int radeon_vm_update_page_directory(struct radeon_device *rdev,
2819 struct radeon_vm *vm);
2820 int radeon_vm_bo_update(struct radeon_device *rdev,
2821 struct radeon_vm *vm,
2822 struct radeon_bo *bo,
2823 struct ttm_mem_reg *mem);
2824 void radeon_vm_bo_invalidate(struct radeon_device *rdev,
2825 struct radeon_bo *bo);
2826 struct radeon_bo_va *radeon_vm_bo_find(struct radeon_vm *vm,
2827 struct radeon_bo *bo);
2828 struct radeon_bo_va *radeon_vm_bo_add(struct radeon_device *rdev,
2829 struct radeon_vm *vm,
2830 struct radeon_bo *bo);
2831 int radeon_vm_bo_set_addr(struct radeon_device *rdev,
2832 struct radeon_bo_va *bo_va,
2833 uint64_t offset,
2834 uint32_t flags);
2835 int radeon_vm_bo_rmv(struct radeon_device *rdev,
2836 struct radeon_bo_va *bo_va);
2837
2838 /* audio */
2839 void r600_audio_update_hdmi(struct work_struct *work);
2840 struct r600_audio_pin *r600_audio_get_pin(struct radeon_device *rdev);
2841 struct r600_audio_pin *dce6_audio_get_pin(struct radeon_device *rdev);
2842
2843 /*
2844 * R600 vram scratch functions
2845 */
2846 int r600_vram_scratch_init(struct radeon_device *rdev);
2847 void r600_vram_scratch_fini(struct radeon_device *rdev);
2848
2849 /*
2850 * r600 cs checking helper
2851 */
2852 unsigned r600_mip_minify(unsigned size, unsigned level);
2853 bool r600_fmt_is_valid_color(u32 format);
2854 bool r600_fmt_is_valid_texture(u32 format, enum radeon_family family);
2855 int r600_fmt_get_blocksize(u32 format);
2856 int r600_fmt_get_nblocksx(u32 format, u32 w);
2857 int r600_fmt_get_nblocksy(u32 format, u32 h);
2858
2859 /*
2860 * r600 functions used by radeon_encoder.c
2861 */
2862 struct radeon_hdmi_acr {
2863 u32 clock;
2864
2865 int n_32khz;
2866 int cts_32khz;
2867
2868 int n_44_1khz;
2869 int cts_44_1khz;
2870
2871 int n_48khz;
2872 int cts_48khz;
2873
2874 };
2875
2876 extern struct radeon_hdmi_acr r600_hdmi_acr(uint32_t clock);
2877
2878 extern u32 r6xx_remap_render_backend(struct radeon_device *rdev,
2879 u32 tiling_pipe_num,
2880 u32 max_rb_num,
2881 u32 total_max_rb_num,
2882 u32 enabled_rb_mask);
2883
2884 /*
2885 * evergreen functions used by radeon_encoder.c
2886 */
2887
2888 extern int ni_init_microcode(struct radeon_device *rdev);
2889 extern int ni_mc_load_microcode(struct radeon_device *rdev);
2890
2891 /* radeon_acpi.c */
2892 #if defined(CONFIG_ACPI)
2893 extern int radeon_acpi_init(struct radeon_device *rdev);
2894 extern void radeon_acpi_fini(struct radeon_device *rdev);
2895 extern bool radeon_acpi_is_pcie_performance_request_supported(struct radeon_device *rdev);
2896 extern int radeon_acpi_pcie_performance_request(struct radeon_device *rdev,
2897 u8 perf_req, bool advertise);
2898 extern int radeon_acpi_pcie_notify_device_ready(struct radeon_device *rdev);
2899 #else
2900 static inline int radeon_acpi_init(struct radeon_device *rdev) { return 0; }
2901 static inline void radeon_acpi_fini(struct radeon_device *rdev) { }
2902 #endif
2903
2904 int radeon_cs_packet_parse(struct radeon_cs_parser *p,
2905 struct radeon_cs_packet *pkt,
2906 unsigned idx);
2907 bool radeon_cs_packet_next_is_pkt3_nop(struct radeon_cs_parser *p);
2908 void radeon_cs_dump_packet(struct radeon_cs_parser *p,
2909 struct radeon_cs_packet *pkt);
2910 int radeon_cs_packet_next_reloc(struct radeon_cs_parser *p,
2911 struct radeon_cs_reloc **cs_reloc,
2912 int nomm);
2913 int r600_cs_common_vline_parse(struct radeon_cs_parser *p,
2914 uint32_t *vline_start_end,
2915 uint32_t *vline_status);
2916
2917 #include "radeon_object.h"
2918
2919 #endif
Linux kernel - Deliverables
This page took 0.099339 seconds and 4 git commands to generate.