projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
drm/radeon: add indirect accessors for dift registers on CIK
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon.h
1 /*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28 #ifndef __RADEON_H__
29 #define __RADEON_H__
30
31 /* TODO: Here are things that needs to be done :
32 * - surface allocator & initializer : (bit like scratch reg) should
33 * initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
34 * related to surface
35 * - WB : write back stuff (do it bit like scratch reg things)
36 * - Vblank : look at Jesse's rework and what we should do
37 * - r600/r700: gart & cp
38 * - cs : clean cs ioctl use bitmap & things like that.
39 * - power management stuff
40 * - Barrier in gart code
41 * - Unmappabled vram ?
42 * - TESTING, TESTING, TESTING
43 */
44
45 /* Initialization path:
46 * We expect that acceleration initialization might fail for various
47 * reasons even thought we work hard to make it works on most
48 * configurations. In order to still have a working userspace in such
49 * situation the init path must succeed up to the memory controller
50 * initialization point. Failure before this point are considered as
51 * fatal error. Here is the init callchain :
52 * radeon_device_init perform common structure, mutex initialization
53 * asic_init setup the GPU memory layout and perform all
54 * one time initialization (failure in this
55 * function are considered fatal)
56 * asic_startup setup the GPU acceleration, in order to
57 * follow guideline the first thing this
58 * function should do is setting the GPU
59 * memory controller (only MC setup failure
60 * are considered as fatal)
61 */
62
63 #include <linux/atomic.h>
64 #include <linux/wait.h>
65 #include <linux/list.h>
66 #include <linux/kref.h>
67
68 #include <ttm/ttm_bo_api.h>
69 #include <ttm/ttm_bo_driver.h>
70 #include <ttm/ttm_placement.h>
71 #include <ttm/ttm_module.h>
72 #include <ttm/ttm_execbuf_util.h>
73
74 #include "radeon_family.h"
75 #include "radeon_mode.h"
76 #include "radeon_reg.h"
77
78 /*
79 * Modules parameters.
80 */
81 extern int radeon_no_wb;
82 extern int radeon_modeset;
83 extern int radeon_dynclks;
84 extern int radeon_r4xx_atom;
85 extern int radeon_agpmode;
86 extern int radeon_vram_limit;
87 extern int radeon_gart_size;
88 extern int radeon_benchmarking;
89 extern int radeon_testing;
90 extern int radeon_connector_table;
91 extern int radeon_tv;
92 extern int radeon_audio;
93 extern int radeon_disp_priority;
94 extern int radeon_hw_i2c;
95 extern int radeon_pcie_gen2;
96 extern int radeon_msi;
97 extern int radeon_lockup_timeout;
98 extern int radeon_fastfb;
99 extern int radeon_dpm;
100 extern int radeon_aspm;
101
102 /*
103 * Copy from radeon_drv.h so we don't have to include both and have conflicting
104 * symbol;
105 */
106 #define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
107 #define RADEON_FENCE_JIFFIES_TIMEOUT (HZ / 2)
108 /* RADEON_IB_POOL_SIZE must be a power of 2 */
109 #define RADEON_IB_POOL_SIZE 16
110 #define RADEON_DEBUGFS_MAX_COMPONENTS 32
111 #define RADEONFB_CONN_LIMIT 4
112 #define RADEON_BIOS_NUM_SCRATCH 8
113
114 /* max number of rings */
115 #define RADEON_NUM_RINGS 6
116
117 /* fence seq are set to this number when signaled */
118 #define RADEON_FENCE_SIGNALED_SEQ 0LL
119
120 /* internal ring indices */
121 /* r1xx+ has gfx CP ring */
122 #define RADEON_RING_TYPE_GFX_INDEX 0
123
124 /* cayman has 2 compute CP rings */
125 #define CAYMAN_RING_TYPE_CP1_INDEX 1
126 #define CAYMAN_RING_TYPE_CP2_INDEX 2
127
128 /* R600+ has an async dma ring */
129 #define R600_RING_TYPE_DMA_INDEX 3
130 /* cayman add a second async dma ring */
131 #define CAYMAN_RING_TYPE_DMA1_INDEX 4
132
133 /* R600+ */
134 #define R600_RING_TYPE_UVD_INDEX 5
135
136 /* hardcode those limit for now */
137 #define RADEON_VA_IB_OFFSET (1 << 20)
138 #define RADEON_VA_RESERVED_SIZE (8 << 20)
139 #define RADEON_IB_VM_MAX_SIZE (64 << 10)
140
141 /* reset flags */
142 #define RADEON_RESET_GFX (1 << 0)
143 #define RADEON_RESET_COMPUTE (1 << 1)
144 #define RADEON_RESET_DMA (1 << 2)
145 #define RADEON_RESET_CP (1 << 3)
146 #define RADEON_RESET_GRBM (1 << 4)
147 #define RADEON_RESET_DMA1 (1 << 5)
148 #define RADEON_RESET_RLC (1 << 6)
149 #define RADEON_RESET_SEM (1 << 7)
150 #define RADEON_RESET_IH (1 << 8)
151 #define RADEON_RESET_VMC (1 << 9)
152 #define RADEON_RESET_MC (1 << 10)
153 #define RADEON_RESET_DISPLAY (1 << 11)
154
155 /* CG block flags */
156 #define RADEON_CG_BLOCK_GFX (1 << 0)
157 #define RADEON_CG_BLOCK_MC (1 << 1)
158 #define RADEON_CG_BLOCK_SDMA (1 << 2)
159 #define RADEON_CG_BLOCK_UVD (1 << 3)
160 #define RADEON_CG_BLOCK_VCE (1 << 4)
161 #define RADEON_CG_BLOCK_HDP (1 << 5)
162
163 /* max cursor sizes (in pixels) */
164 #define CURSOR_WIDTH 64
165 #define CURSOR_HEIGHT 64
166
167 #define CIK_CURSOR_WIDTH 128
168 #define CIK_CURSOR_HEIGHT 128
169
170 /*
171 * Errata workarounds.
172 */
173 enum radeon_pll_errata {
174 CHIP_ERRATA_R300_CG = 0x00000001,
175 CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,
176 CHIP_ERRATA_PLL_DELAY = 0x00000004
177 };
178
179
180 struct radeon_device;
181
182
183 /*
184 * BIOS.
185 */
186 bool radeon_get_bios(struct radeon_device *rdev);
187
188 /*
189 * Dummy page
190 */
191 struct radeon_dummy_page {
192 struct page *page;
193 dma_addr_t addr;
194 };
195 int radeon_dummy_page_init(struct radeon_device *rdev);
196 void radeon_dummy_page_fini(struct radeon_device *rdev);
197
198
199 /*
200 * Clocks
201 */
202 struct radeon_clock {
203 struct radeon_pll p1pll;
204 struct radeon_pll p2pll;
205 struct radeon_pll dcpll;
206 struct radeon_pll spll;
207 struct radeon_pll mpll;
208 /* 10 Khz units */
209 uint32_t default_mclk;
210 uint32_t default_sclk;
211 uint32_t default_dispclk;
212 uint32_t current_dispclk;
213 uint32_t dp_extclk;
214 uint32_t max_pixel_clock;
215 };
216
217 /*
218 * Power management
219 */
220 int radeon_pm_init(struct radeon_device *rdev);
221 void radeon_pm_fini(struct radeon_device *rdev);
222 void radeon_pm_compute_clocks(struct radeon_device *rdev);
223 void radeon_pm_suspend(struct radeon_device *rdev);
224 void radeon_pm_resume(struct radeon_device *rdev);
225 void radeon_combios_get_power_modes(struct radeon_device *rdev);
226 void radeon_atombios_get_power_modes(struct radeon_device *rdev);
227 int radeon_atom_get_clock_dividers(struct radeon_device *rdev,
228 u8 clock_type,
229 u32 clock,
230 bool strobe_mode,
231 struct atom_clock_dividers *dividers);
232 int radeon_atom_get_memory_pll_dividers(struct radeon_device *rdev,
233 u32 clock,
234 bool strobe_mode,
235 struct atom_mpll_param *mpll_param);
236 void radeon_atom_set_voltage(struct radeon_device *rdev, u16 voltage_level, u8 voltage_type);
237 int radeon_atom_get_voltage_gpio_settings(struct radeon_device *rdev,
238 u16 voltage_level, u8 voltage_type,
239 u32 *gpio_value, u32 *gpio_mask);
240 void radeon_atom_set_engine_dram_timings(struct radeon_device *rdev,
241 u32 eng_clock, u32 mem_clock);
242 int radeon_atom_get_voltage_step(struct radeon_device *rdev,
243 u8 voltage_type, u16 *voltage_step);
244 int radeon_atom_get_max_vddc(struct radeon_device *rdev, u8 voltage_type,
245 u16 voltage_id, u16 *voltage);
246 int radeon_atom_get_leakage_vddc_based_on_leakage_idx(struct radeon_device *rdev,
247 u16 *voltage,
248 u16 leakage_idx);
249 int radeon_atom_round_to_true_voltage(struct radeon_device *rdev,
250 u8 voltage_type,
251 u16 nominal_voltage,
252 u16 *true_voltage);
253 int radeon_atom_get_min_voltage(struct radeon_device *rdev,
254 u8 voltage_type, u16 *min_voltage);
255 int radeon_atom_get_max_voltage(struct radeon_device *rdev,
256 u8 voltage_type, u16 *max_voltage);
257 int radeon_atom_get_voltage_table(struct radeon_device *rdev,
258 u8 voltage_type, u8 voltage_mode,
259 struct atom_voltage_table *voltage_table);
260 bool radeon_atom_is_voltage_gpio(struct radeon_device *rdev,
261 u8 voltage_type, u8 voltage_mode);
262 void radeon_atom_update_memory_dll(struct radeon_device *rdev,
263 u32 mem_clock);
264 void radeon_atom_set_ac_timing(struct radeon_device *rdev,
265 u32 mem_clock);
266 int radeon_atom_init_mc_reg_table(struct radeon_device *rdev,
267 u8 module_index,
268 struct atom_mc_reg_table *reg_table);
269 int radeon_atom_get_memory_info(struct radeon_device *rdev,
270 u8 module_index, struct atom_memory_info *mem_info);
271 int radeon_atom_get_mclk_range_table(struct radeon_device *rdev,
272 bool gddr5, u8 module_index,
273 struct atom_memory_clock_range_table *mclk_range_table);
274 int radeon_atom_get_max_vddc(struct radeon_device *rdev, u8 voltage_type,
275 u16 voltage_id, u16 *voltage);
276 void rs690_pm_info(struct radeon_device *rdev);
277 extern void evergreen_tiling_fields(unsigned tiling_flags, unsigned *bankw,
278 unsigned *bankh, unsigned *mtaspect,
279 unsigned *tile_split);
280
281 /*
282 * Fences.
283 */
284 struct radeon_fence_driver {
285 uint32_t scratch_reg;
286 uint64_t gpu_addr;
287 volatile uint32_t *cpu_addr;
288 /* sync_seq is protected by ring emission lock */
289 uint64_t sync_seq[RADEON_NUM_RINGS];
290 atomic64_t last_seq;
291 unsigned long last_activity;
292 bool initialized;
293 };
294
295 struct radeon_fence {
296 struct radeon_device *rdev;
297 struct kref kref;
298 /* protected by radeon_fence.lock */
299 uint64_t seq;
300 /* RB, DMA, etc. */
301 unsigned ring;
302 };
303
304 int radeon_fence_driver_start_ring(struct radeon_device *rdev, int ring);
305 int radeon_fence_driver_init(struct radeon_device *rdev);
306 void radeon_fence_driver_fini(struct radeon_device *rdev);
307 void radeon_fence_driver_force_completion(struct radeon_device *rdev);
308 int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence **fence, int ring);
309 void radeon_fence_process(struct radeon_device *rdev, int ring);
310 bool radeon_fence_signaled(struct radeon_fence *fence);
311 int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
312 int radeon_fence_wait_next_locked(struct radeon_device *rdev, int ring);
313 int radeon_fence_wait_empty_locked(struct radeon_device *rdev, int ring);
314 int radeon_fence_wait_any(struct radeon_device *rdev,
315 struct radeon_fence **fences,
316 bool intr);
317 struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
318 void radeon_fence_unref(struct radeon_fence **fence);
319 unsigned radeon_fence_count_emitted(struct radeon_device *rdev, int ring);
320 bool radeon_fence_need_sync(struct radeon_fence *fence, int ring);
321 void radeon_fence_note_sync(struct radeon_fence *fence, int ring);
322 static inline struct radeon_fence *radeon_fence_later(struct radeon_fence *a,
323 struct radeon_fence *b)
324 {
325 if (!a) {
326 return b;
327 }
328
329 if (!b) {
330 return a;
331 }
332
333 BUG_ON(a->ring != b->ring);
334
335 if (a->seq > b->seq) {
336 return a;
337 } else {
338 return b;
339 }
340 }
341
342 static inline bool radeon_fence_is_earlier(struct radeon_fence *a,
343 struct radeon_fence *b)
344 {
345 if (!a) {
346 return false;
347 }
348
349 if (!b) {
350 return true;
351 }
352
353 BUG_ON(a->ring != b->ring);
354
355 return a->seq < b->seq;
356 }
357
358 /*
359 * Tiling registers
360 */
361 struct radeon_surface_reg {
362 struct radeon_bo *bo;
363 };
364
365 #define RADEON_GEM_MAX_SURFACES 8
366
367 /*
368 * TTM.
369 */
370 struct radeon_mman {
371 struct ttm_bo_global_ref bo_global_ref;
372 struct drm_global_reference mem_global_ref;
373 struct ttm_bo_device bdev;
374 bool mem_global_referenced;
375 bool initialized;
376 };
377
378 /* bo virtual address in a specific vm */
379 struct radeon_bo_va {
380 /* protected by bo being reserved */
381 struct list_head bo_list;
382 uint64_t soffset;
383 uint64_t eoffset;
384 uint32_t flags;
385 bool valid;
386 unsigned ref_count;
387
388 /* protected by vm mutex */
389 struct list_head vm_list;
390
391 /* constant after initialization */
392 struct radeon_vm *vm;
393 struct radeon_bo *bo;
394 };
395
396 struct radeon_bo {
397 /* Protected by gem.mutex */
398 struct list_head list;
399 /* Protected by tbo.reserved */
400 u32 placements[3];
401 struct ttm_placement placement;
402 struct ttm_buffer_object tbo;
403 struct ttm_bo_kmap_obj kmap;
404 unsigned pin_count;
405 void *kptr;
406 u32 tiling_flags;
407 u32 pitch;
408 int surface_reg;
409 /* list of all virtual address to which this bo
410 * is associated to
411 */
412 struct list_head va;
413 /* Constant after initialization */
414 struct radeon_device *rdev;
415 struct drm_gem_object gem_base;
416
417 struct ttm_bo_kmap_obj dma_buf_vmap;
418 pid_t pid;
419 };
420 #define gem_to_radeon_bo(gobj) container_of((gobj), struct radeon_bo, gem_base)
421
422 struct radeon_bo_list {
423 struct ttm_validate_buffer tv;
424 struct radeon_bo *bo;
425 uint64_t gpu_offset;
426 bool written;
427 unsigned domain;
428 unsigned alt_domain;
429 u32 tiling_flags;
430 };
431
432 int radeon_gem_debugfs_init(struct radeon_device *rdev);
433
434 /* sub-allocation manager, it has to be protected by another lock.
435 * By conception this is an helper for other part of the driver
436 * like the indirect buffer or semaphore, which both have their
437 * locking.
438 *
439 * Principe is simple, we keep a list of sub allocation in offset
440 * order (first entry has offset == 0, last entry has the highest
441 * offset).
442 *
443 * When allocating new object we first check if there is room at
444 * the end total_size - (last_object_offset + last_object_size) >=
445 * alloc_size. If so we allocate new object there.
446 *
447 * When there is not enough room at the end, we start waiting for
448 * each sub object until we reach object_offset+object_size >=
449 * alloc_size, this object then become the sub object we return.
450 *
451 * Alignment can't be bigger than page size.
452 *
453 * Hole are not considered for allocation to keep things simple.
454 * Assumption is that there won't be hole (all object on same
455 * alignment).
456 */
457 struct radeon_sa_manager {
458 wait_queue_head_t wq;
459 struct radeon_bo *bo;
460 struct list_head *hole;
461 struct list_head flist[RADEON_NUM_RINGS];
462 struct list_head olist;
463 unsigned size;
464 uint64_t gpu_addr;
465 void *cpu_ptr;
466 uint32_t domain;
467 uint32_t align;
468 };
469
470 struct radeon_sa_bo;
471
472 /* sub-allocation buffer */
473 struct radeon_sa_bo {
474 struct list_head olist;
475 struct list_head flist;
476 struct radeon_sa_manager *manager;
477 unsigned soffset;
478 unsigned eoffset;
479 struct radeon_fence *fence;
480 };
481
482 /*
483 * GEM objects.
484 */
485 struct radeon_gem {
486 struct mutex mutex;
487 struct list_head objects;
488 };
489
490 int radeon_gem_init(struct radeon_device *rdev);
491 void radeon_gem_fini(struct radeon_device *rdev);
492 int radeon_gem_object_create(struct radeon_device *rdev, int size,
493 int alignment, int initial_domain,
494 bool discardable, bool kernel,
495 struct drm_gem_object **obj);
496
497 int radeon_mode_dumb_create(struct drm_file *file_priv,
498 struct drm_device *dev,
499 struct drm_mode_create_dumb *args);
500 int radeon_mode_dumb_mmap(struct drm_file *filp,
501 struct drm_device *dev,
502 uint32_t handle, uint64_t *offset_p);
503 int radeon_mode_dumb_destroy(struct drm_file *file_priv,
504 struct drm_device *dev,
505 uint32_t handle);
506
507 /*
508 * Semaphores.
509 */
510 /* everything here is constant */
511 struct radeon_semaphore {
512 struct radeon_sa_bo *sa_bo;
513 signed waiters;
514 uint64_t gpu_addr;
515 };
516
517 int radeon_semaphore_create(struct radeon_device *rdev,
518 struct radeon_semaphore **semaphore);
519 void radeon_semaphore_emit_signal(struct radeon_device *rdev, int ring,
520 struct radeon_semaphore *semaphore);
521 void radeon_semaphore_emit_wait(struct radeon_device *rdev, int ring,
522 struct radeon_semaphore *semaphore);
523 int radeon_semaphore_sync_rings(struct radeon_device *rdev,
524 struct radeon_semaphore *semaphore,
525 int signaler, int waiter);
526 void radeon_semaphore_free(struct radeon_device *rdev,
527 struct radeon_semaphore **semaphore,
528 struct radeon_fence *fence);
529
530 /*
531 * GART structures, functions & helpers
532 */
533 struct radeon_mc;
534
535 #define RADEON_GPU_PAGE_SIZE 4096
536 #define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1)
537 #define RADEON_GPU_PAGE_SHIFT 12
538 #define RADEON_GPU_PAGE_ALIGN(a) (((a) + RADEON_GPU_PAGE_MASK) & ~RADEON_GPU_PAGE_MASK)
539
540 struct radeon_gart {
541 dma_addr_t table_addr;
542 struct radeon_bo *robj;
543 void *ptr;
544 unsigned num_gpu_pages;
545 unsigned num_cpu_pages;
546 unsigned table_size;
547 struct page **pages;
548 dma_addr_t *pages_addr;
549 bool ready;
550 };
551
552 int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
553 void radeon_gart_table_ram_free(struct radeon_device *rdev);
554 int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
555 void radeon_gart_table_vram_free(struct radeon_device *rdev);
556 int radeon_gart_table_vram_pin(struct radeon_device *rdev);
557 void radeon_gart_table_vram_unpin(struct radeon_device *rdev);
558 int radeon_gart_init(struct radeon_device *rdev);
559 void radeon_gart_fini(struct radeon_device *rdev);
560 void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
561 int pages);
562 int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
563 int pages, struct page **pagelist,
564 dma_addr_t *dma_addr);
565 void radeon_gart_restore(struct radeon_device *rdev);
566
567
568 /*
569 * GPU MC structures, functions & helpers
570 */
571 struct radeon_mc {
572 resource_size_t aper_size;
573 resource_size_t aper_base;
574 resource_size_t agp_base;
575 /* for some chips with <= 32MB we need to lie
576 * about vram size near mc fb location */
577 u64 mc_vram_size;
578 u64 visible_vram_size;
579 u64 gtt_size;
580 u64 gtt_start;
581 u64 gtt_end;
582 u64 vram_start;
583 u64 vram_end;
584 unsigned vram_width;
585 u64 real_vram_size;
586 int vram_mtrr;
587 bool vram_is_ddr;
588 bool igp_sideport_enabled;
589 u64 gtt_base_align;
590 u64 mc_mask;
591 };
592
593 bool radeon_combios_sideport_present(struct radeon_device *rdev);
594 bool radeon_atombios_sideport_present(struct radeon_device *rdev);
595
596 /*
597 * GPU scratch registers structures, functions & helpers
598 */
599 struct radeon_scratch {
600 unsigned num_reg;
601 uint32_t reg_base;
602 bool free[32];
603 uint32_t reg[32];
604 };
605
606 int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
607 void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
608
609 /*
610 * GPU doorbell structures, functions & helpers
611 */
612 struct radeon_doorbell {
613 u32 num_pages;
614 bool free[1024];
615 /* doorbell mmio */
616 resource_size_t base;
617 resource_size_t size;
618 void __iomem *ptr;
619 };
620
621 int radeon_doorbell_get(struct radeon_device *rdev, u32 *page);
622 void radeon_doorbell_free(struct radeon_device *rdev, u32 doorbell);
623
624 /*
625 * IRQS.
626 */
627
628 struct radeon_unpin_work {
629 struct work_struct work;
630 struct radeon_device *rdev;
631 int crtc_id;
632 struct radeon_fence *fence;
633 struct drm_pending_vblank_event *event;
634 struct radeon_bo *old_rbo;
635 u64 new_crtc_base;
636 };
637
638 struct r500_irq_stat_regs {
639 u32 disp_int;
640 u32 hdmi0_status;
641 };
642
643 struct r600_irq_stat_regs {
644 u32 disp_int;
645 u32 disp_int_cont;
646 u32 disp_int_cont2;
647 u32 d1grph_int;
648 u32 d2grph_int;
649 u32 hdmi0_status;
650 u32 hdmi1_status;
651 };
652
653 struct evergreen_irq_stat_regs {
654 u32 disp_int;
655 u32 disp_int_cont;
656 u32 disp_int_cont2;
657 u32 disp_int_cont3;
658 u32 disp_int_cont4;
659 u32 disp_int_cont5;
660 u32 d1grph_int;
661 u32 d2grph_int;
662 u32 d3grph_int;
663 u32 d4grph_int;
664 u32 d5grph_int;
665 u32 d6grph_int;
666 u32 afmt_status1;
667 u32 afmt_status2;
668 u32 afmt_status3;
669 u32 afmt_status4;
670 u32 afmt_status5;
671 u32 afmt_status6;
672 };
673
674 struct cik_irq_stat_regs {
675 u32 disp_int;
676 u32 disp_int_cont;
677 u32 disp_int_cont2;
678 u32 disp_int_cont3;
679 u32 disp_int_cont4;
680 u32 disp_int_cont5;
681 u32 disp_int_cont6;
682 };
683
684 union radeon_irq_stat_regs {
685 struct r500_irq_stat_regs r500;
686 struct r600_irq_stat_regs r600;
687 struct evergreen_irq_stat_regs evergreen;
688 struct cik_irq_stat_regs cik;
689 };
690
691 #define RADEON_MAX_HPD_PINS 6
692 #define RADEON_MAX_CRTCS 6
693 #define RADEON_MAX_AFMT_BLOCKS 6
694
695 struct radeon_irq {
696 bool installed;
697 spinlock_t lock;
698 atomic_t ring_int[RADEON_NUM_RINGS];
699 bool crtc_vblank_int[RADEON_MAX_CRTCS];
700 atomic_t pflip[RADEON_MAX_CRTCS];
701 wait_queue_head_t vblank_queue;
702 bool hpd[RADEON_MAX_HPD_PINS];
703 bool afmt[RADEON_MAX_AFMT_BLOCKS];
704 union radeon_irq_stat_regs stat_regs;
705 bool dpm_thermal;
706 };
707
708 int radeon_irq_kms_init(struct radeon_device *rdev);
709 void radeon_irq_kms_fini(struct radeon_device *rdev);
710 void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev, int ring);
711 void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev, int ring);
712 void radeon_irq_kms_pflip_irq_get(struct radeon_device *rdev, int crtc);
713 void radeon_irq_kms_pflip_irq_put(struct radeon_device *rdev, int crtc);
714 void radeon_irq_kms_enable_afmt(struct radeon_device *rdev, int block);
715 void radeon_irq_kms_disable_afmt(struct radeon_device *rdev, int block);
716 void radeon_irq_kms_enable_hpd(struct radeon_device *rdev, unsigned hpd_mask);
717 void radeon_irq_kms_disable_hpd(struct radeon_device *rdev, unsigned hpd_mask);
718
719 /*
720 * CP & rings.
721 */
722
723 struct radeon_ib {
724 struct radeon_sa_bo *sa_bo;
725 uint32_t length_dw;
726 uint64_t gpu_addr;
727 uint32_t *ptr;
728 int ring;
729 struct radeon_fence *fence;
730 struct radeon_vm *vm;
731 bool is_const_ib;
732 struct radeon_fence *sync_to[RADEON_NUM_RINGS];
733 struct radeon_semaphore *semaphore;
734 };
735
736 struct radeon_ring {
737 struct radeon_bo *ring_obj;
738 volatile uint32_t *ring;
739 unsigned rptr;
740 unsigned rptr_offs;
741 unsigned rptr_reg;
742 unsigned rptr_save_reg;
743 u64 next_rptr_gpu_addr;
744 volatile u32 *next_rptr_cpu_addr;
745 unsigned wptr;
746 unsigned wptr_old;
747 unsigned wptr_reg;
748 unsigned ring_size;
749 unsigned ring_free_dw;
750 int count_dw;
751 unsigned long last_activity;
752 unsigned last_rptr;
753 uint64_t gpu_addr;
754 uint32_t align_mask;
755 uint32_t ptr_mask;
756 bool ready;
757 u32 ptr_reg_shift;
758 u32 ptr_reg_mask;
759 u32 nop;
760 u32 idx;
761 u64 last_semaphore_signal_addr;
762 u64 last_semaphore_wait_addr;
763 /* for CIK queues */
764 u32 me;
765 u32 pipe;
766 u32 queue;
767 struct radeon_bo *mqd_obj;
768 u32 doorbell_page_num;
769 u32 doorbell_offset;
770 unsigned wptr_offs;
771 };
772
773 struct radeon_mec {
774 struct radeon_bo *hpd_eop_obj;
775 u64 hpd_eop_gpu_addr;
776 u32 num_pipe;
777 u32 num_mec;
778 u32 num_queue;
779 };
780
781 /*
782 * VM
783 */
784
785 /* maximum number of VMIDs */
786 #define RADEON_NUM_VM 16
787
788 /* defines number of bits in page table versus page directory,
789 * a page is 4KB so we have 12 bits offset, 9 bits in the page
790 * table and the remaining 19 bits are in the page directory */
791 #define RADEON_VM_BLOCK_SIZE 9
792
793 /* number of entries in page table */
794 #define RADEON_VM_PTE_COUNT (1 << RADEON_VM_BLOCK_SIZE)
795
796 /* PTBs (Page Table Blocks) need to be aligned to 32K */
797 #define RADEON_VM_PTB_ALIGN_SIZE 32768
798 #define RADEON_VM_PTB_ALIGN_MASK (RADEON_VM_PTB_ALIGN_SIZE - 1)
799 #define RADEON_VM_PTB_ALIGN(a) (((a) + RADEON_VM_PTB_ALIGN_MASK) & ~RADEON_VM_PTB_ALIGN_MASK)
800
801 struct radeon_vm {
802 struct list_head list;
803 struct list_head va;
804 unsigned id;
805
806 /* contains the page directory */
807 struct radeon_sa_bo *page_directory;
808 uint64_t pd_gpu_addr;
809
810 /* array of page tables, one for each page directory entry */
811 struct radeon_sa_bo **page_tables;
812
813 struct mutex mutex;
814 /* last fence for cs using this vm */
815 struct radeon_fence *fence;
816 /* last flush or NULL if we still need to flush */
817 struct radeon_fence *last_flush;
818 };
819
820 struct radeon_vm_manager {
821 struct mutex lock;
822 struct list_head lru_vm;
823 struct radeon_fence *active[RADEON_NUM_VM];
824 struct radeon_sa_manager sa_manager;
825 uint32_t max_pfn;
826 /* number of VMIDs */
827 unsigned nvm;
828 /* vram base address for page table entry */
829 u64 vram_base_offset;
830 /* is vm enabled? */
831 bool enabled;
832 };
833
834 /*
835 * file private structure
836 */
837 struct radeon_fpriv {
838 struct radeon_vm vm;
839 };
840
841 /*
842 * R6xx+ IH ring
843 */
844 struct r600_ih {
845 struct radeon_bo *ring_obj;
846 volatile uint32_t *ring;
847 unsigned rptr;
848 unsigned ring_size;
849 uint64_t gpu_addr;
850 uint32_t ptr_mask;
851 atomic_t lock;
852 bool enabled;
853 };
854
855 /*
856 * RLC stuff
857 */
858 #include "clearstate_defs.h"
859
860 struct radeon_rlc {
861 /* for power gating */
862 struct radeon_bo *save_restore_obj;
863 uint64_t save_restore_gpu_addr;
864 volatile uint32_t *sr_ptr;
865 const u32 *reg_list;
866 u32 reg_list_size;
867 /* for clear state */
868 struct radeon_bo *clear_state_obj;
869 uint64_t clear_state_gpu_addr;
870 volatile uint32_t *cs_ptr;
871 const struct cs_section_def *cs_data;
872 u32 clear_state_size;
873 /* for cp tables */
874 struct radeon_bo *cp_table_obj;
875 uint64_t cp_table_gpu_addr;
876 volatile uint32_t *cp_table_ptr;
877 u32 cp_table_size;
878 };
879
880 int radeon_ib_get(struct radeon_device *rdev, int ring,
881 struct radeon_ib *ib, struct radeon_vm *vm,
882 unsigned size);
883 void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib *ib);
884 void radeon_ib_sync_to(struct radeon_ib *ib, struct radeon_fence *fence);
885 int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib,
886 struct radeon_ib *const_ib);
887 int radeon_ib_pool_init(struct radeon_device *rdev);
888 void radeon_ib_pool_fini(struct radeon_device *rdev);
889 int radeon_ib_ring_tests(struct radeon_device *rdev);
890 /* Ring access between begin & end cannot sleep */
891 bool radeon_ring_supports_scratch_reg(struct radeon_device *rdev,
892 struct radeon_ring *ring);
893 void radeon_ring_free_size(struct radeon_device *rdev, struct radeon_ring *cp);
894 int radeon_ring_alloc(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ndw);
895 int radeon_ring_lock(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ndw);
896 void radeon_ring_commit(struct radeon_device *rdev, struct radeon_ring *cp);
897 void radeon_ring_unlock_commit(struct radeon_device *rdev, struct radeon_ring *cp);
898 void radeon_ring_undo(struct radeon_ring *ring);
899 void radeon_ring_unlock_undo(struct radeon_device *rdev, struct radeon_ring *cp);
900 int radeon_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);
901 void radeon_ring_force_activity(struct radeon_device *rdev, struct radeon_ring *ring);
902 void radeon_ring_lockup_update(struct radeon_ring *ring);
903 bool radeon_ring_test_lockup(struct radeon_device *rdev, struct radeon_ring *ring);
904 unsigned radeon_ring_backup(struct radeon_device *rdev, struct radeon_ring *ring,
905 uint32_t **data);
906 int radeon_ring_restore(struct radeon_device *rdev, struct radeon_ring *ring,
907 unsigned size, uint32_t *data);
908 int radeon_ring_init(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ring_size,
909 unsigned rptr_offs, unsigned rptr_reg, unsigned wptr_reg,
910 u32 ptr_reg_shift, u32 ptr_reg_mask, u32 nop);
911 void radeon_ring_fini(struct radeon_device *rdev, struct radeon_ring *cp);
912
913
914 /* r600 async dma */
915 void r600_dma_stop(struct radeon_device *rdev);
916 int r600_dma_resume(struct radeon_device *rdev);
917 void r600_dma_fini(struct radeon_device *rdev);
918
919 void cayman_dma_stop(struct radeon_device *rdev);
920 int cayman_dma_resume(struct radeon_device *rdev);
921 void cayman_dma_fini(struct radeon_device *rdev);
922
923 /*
924 * CS.
925 */
926 struct radeon_cs_reloc {
927 struct drm_gem_object *gobj;
928 struct radeon_bo *robj;
929 struct radeon_bo_list lobj;
930 uint32_t handle;
931 uint32_t flags;
932 };
933
934 struct radeon_cs_chunk {
935 uint32_t chunk_id;
936 uint32_t length_dw;
937 int kpage_idx[2];
938 uint32_t *kpage[2];
939 uint32_t *kdata;
940 void __user *user_ptr;
941 int last_copied_page;
942 int last_page_index;
943 };
944
945 struct radeon_cs_parser {
946 struct device *dev;
947 struct radeon_device *rdev;
948 struct drm_file *filp;
949 /* chunks */
950 unsigned nchunks;
951 struct radeon_cs_chunk *chunks;
952 uint64_t *chunks_array;
953 /* IB */
954 unsigned idx;
955 /* relocations */
956 unsigned nrelocs;
957 struct radeon_cs_reloc *relocs;
958 struct radeon_cs_reloc **relocs_ptr;
959 struct list_head validated;
960 unsigned dma_reloc_idx;
961 /* indices of various chunks */
962 int chunk_ib_idx;
963 int chunk_relocs_idx;
964 int chunk_flags_idx;
965 int chunk_const_ib_idx;
966 struct radeon_ib ib;
967 struct radeon_ib const_ib;
968 void *track;
969 unsigned family;
970 int parser_error;
971 u32 cs_flags;
972 u32 ring;
973 s32 priority;
974 struct ww_acquire_ctx ticket;
975 };
976
977 extern int radeon_cs_finish_pages(struct radeon_cs_parser *p);
978 extern u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx);
979
980 struct radeon_cs_packet {
981 unsigned idx;
982 unsigned type;
983 unsigned reg;
984 unsigned opcode;
985 int count;
986 unsigned one_reg_wr;
987 };
988
989 typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
990 struct radeon_cs_packet *pkt,
991 unsigned idx, unsigned reg);
992 typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
993 struct radeon_cs_packet *pkt);
994
995
996 /*
997 * AGP
998 */
999 int radeon_agp_init(struct radeon_device *rdev);
1000 void radeon_agp_resume(struct radeon_device *rdev);
1001 void radeon_agp_suspend(struct radeon_device *rdev);
1002 void radeon_agp_fini(struct radeon_device *rdev);
1003
1004
1005 /*
1006 * Writeback
1007 */
1008 struct radeon_wb {
1009 struct radeon_bo *wb_obj;
1010 volatile uint32_t *wb;
1011 uint64_t gpu_addr;
1012 bool enabled;
1013 bool use_event;
1014 };
1015
1016 #define RADEON_WB_SCRATCH_OFFSET 0
1017 #define RADEON_WB_RING0_NEXT_RPTR 256
1018 #define RADEON_WB_CP_RPTR_OFFSET 1024
1019 #define RADEON_WB_CP1_RPTR_OFFSET 1280
1020 #define RADEON_WB_CP2_RPTR_OFFSET 1536
1021 #define R600_WB_DMA_RPTR_OFFSET 1792
1022 #define R600_WB_IH_WPTR_OFFSET 2048
1023 #define CAYMAN_WB_DMA1_RPTR_OFFSET 2304
1024 #define R600_WB_UVD_RPTR_OFFSET 2560
1025 #define R600_WB_EVENT_OFFSET 3072
1026 #define CIK_WB_CP1_WPTR_OFFSET 3328
1027 #define CIK_WB_CP2_WPTR_OFFSET 3584
1028
1029 /**
1030 * struct radeon_pm - power management datas
1031 * @max_bandwidth: maximum bandwidth the gpu has (MByte/s)
1032 * @igp_sideport_mclk: sideport memory clock Mhz (rs690,rs740,rs780,rs880)
1033 * @igp_system_mclk: system clock Mhz (rs690,rs740,rs780,rs880)
1034 * @igp_ht_link_clk: ht link clock Mhz (rs690,rs740,rs780,rs880)
1035 * @igp_ht_link_width: ht link width in bits (rs690,rs740,rs780,rs880)
1036 * @k8_bandwidth: k8 bandwidth the gpu has (MByte/s) (IGP)
1037 * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
1038 * @ht_bandwidth: ht bandwidth the gpu has (MByte/s) (IGP)
1039 * @core_bandwidth: core GPU bandwidth the gpu has (MByte/s) (IGP)
1040 * @sclk: GPU clock Mhz (core bandwidth depends of this clock)
1041 * @needed_bandwidth: current bandwidth needs
1042 *
1043 * It keeps track of various data needed to take powermanagement decision.
1044 * Bandwidth need is used to determine minimun clock of the GPU and memory.
1045 * Equation between gpu/memory clock and available bandwidth is hw dependent
1046 * (type of memory, bus size, efficiency, ...)
1047 */
1048
1049 enum radeon_pm_method {
1050 PM_METHOD_PROFILE,
1051 PM_METHOD_DYNPM,
1052 PM_METHOD_DPM,
1053 };
1054
1055 enum radeon_dynpm_state {
1056 DYNPM_STATE_DISABLED,
1057 DYNPM_STATE_MINIMUM,
1058 DYNPM_STATE_PAUSED,
1059 DYNPM_STATE_ACTIVE,
1060 DYNPM_STATE_SUSPENDED,
1061 };
1062 enum radeon_dynpm_action {
1063 DYNPM_ACTION_NONE,
1064 DYNPM_ACTION_MINIMUM,
1065 DYNPM_ACTION_DOWNCLOCK,
1066 DYNPM_ACTION_UPCLOCK,
1067 DYNPM_ACTION_DEFAULT
1068 };
1069
1070 enum radeon_voltage_type {
1071 VOLTAGE_NONE = 0,
1072 VOLTAGE_GPIO,
1073 VOLTAGE_VDDC,
1074 VOLTAGE_SW
1075 };
1076
1077 enum radeon_pm_state_type {
1078 /* not used for dpm */
1079 POWER_STATE_TYPE_DEFAULT,
1080 POWER_STATE_TYPE_POWERSAVE,
1081 /* user selectable states */
1082 POWER_STATE_TYPE_BATTERY,
1083 POWER_STATE_TYPE_BALANCED,
1084 POWER_STATE_TYPE_PERFORMANCE,
1085 /* internal states */
1086 POWER_STATE_TYPE_INTERNAL_UVD,
1087 POWER_STATE_TYPE_INTERNAL_UVD_SD,
1088 POWER_STATE_TYPE_INTERNAL_UVD_HD,
1089 POWER_STATE_TYPE_INTERNAL_UVD_HD2,
1090 POWER_STATE_TYPE_INTERNAL_UVD_MVC,
1091 POWER_STATE_TYPE_INTERNAL_BOOT,
1092 POWER_STATE_TYPE_INTERNAL_THERMAL,
1093 POWER_STATE_TYPE_INTERNAL_ACPI,
1094 POWER_STATE_TYPE_INTERNAL_ULV,
1095 POWER_STATE_TYPE_INTERNAL_3DPERF,
1096 };
1097
1098 enum radeon_pm_profile_type {
1099 PM_PROFILE_DEFAULT,
1100 PM_PROFILE_AUTO,
1101 PM_PROFILE_LOW,
1102 PM_PROFILE_MID,
1103 PM_PROFILE_HIGH,
1104 };
1105
1106 #define PM_PROFILE_DEFAULT_IDX 0
1107 #define PM_PROFILE_LOW_SH_IDX 1
1108 #define PM_PROFILE_MID_SH_IDX 2
1109 #define PM_PROFILE_HIGH_SH_IDX 3
1110 #define PM_PROFILE_LOW_MH_IDX 4
1111 #define PM_PROFILE_MID_MH_IDX 5
1112 #define PM_PROFILE_HIGH_MH_IDX 6
1113 #define PM_PROFILE_MAX 7
1114
1115 struct radeon_pm_profile {
1116 int dpms_off_ps_idx;
1117 int dpms_on_ps_idx;
1118 int dpms_off_cm_idx;
1119 int dpms_on_cm_idx;
1120 };
1121
1122 enum radeon_int_thermal_type {
1123 THERMAL_TYPE_NONE,
1124 THERMAL_TYPE_EXTERNAL,
1125 THERMAL_TYPE_EXTERNAL_GPIO,
1126 THERMAL_TYPE_RV6XX,
1127 THERMAL_TYPE_RV770,
1128 THERMAL_TYPE_ADT7473_WITH_INTERNAL,
1129 THERMAL_TYPE_EVERGREEN,
1130 THERMAL_TYPE_SUMO,
1131 THERMAL_TYPE_NI,
1132 THERMAL_TYPE_SI,
1133 THERMAL_TYPE_EMC2103_WITH_INTERNAL,
1134 THERMAL_TYPE_CI,
1135 };
1136
1137 struct radeon_voltage {
1138 enum radeon_voltage_type type;
1139 /* gpio voltage */
1140 struct radeon_gpio_rec gpio;
1141 u32 delay; /* delay in usec from voltage drop to sclk change */
1142 bool active_high; /* voltage drop is active when bit is high */
1143 /* VDDC voltage */
1144 u8 vddc_id; /* index into vddc voltage table */
1145 u8 vddci_id; /* index into vddci voltage table */
1146 bool vddci_enabled;
1147 /* r6xx+ sw */
1148 u16 voltage;
1149 /* evergreen+ vddci */
1150 u16 vddci;
1151 };
1152
1153 /* clock mode flags */
1154 #define RADEON_PM_MODE_NO_DISPLAY (1 << 0)
1155
1156 struct radeon_pm_clock_info {
1157 /* memory clock */
1158 u32 mclk;
1159 /* engine clock */
1160 u32 sclk;
1161 /* voltage info */
1162 struct radeon_voltage voltage;
1163 /* standardized clock flags */
1164 u32 flags;
1165 };
1166
1167 /* state flags */
1168 #define RADEON_PM_STATE_SINGLE_DISPLAY_ONLY (1 << 0)
1169
1170 struct radeon_power_state {
1171 enum radeon_pm_state_type type;
1172 struct radeon_pm_clock_info *clock_info;
1173 /* number of valid clock modes in this power state */
1174 int num_clock_modes;
1175 struct radeon_pm_clock_info *default_clock_mode;
1176 /* standardized state flags */
1177 u32 flags;
1178 u32 misc; /* vbios specific flags */
1179 u32 misc2; /* vbios specific flags */
1180 int pcie_lanes; /* pcie lanes */
1181 };
1182
1183 /*
1184 * Some modes are overclocked by very low value, accept them
1185 */
1186 #define RADEON_MODE_OVERCLOCK_MARGIN 500 /* 5 MHz */
1187
1188 enum radeon_dpm_auto_throttle_src {
1189 RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL,
1190 RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL
1191 };
1192
1193 enum radeon_dpm_event_src {
1194 RADEON_DPM_EVENT_SRC_ANALOG = 0,
1195 RADEON_DPM_EVENT_SRC_EXTERNAL = 1,
1196 RADEON_DPM_EVENT_SRC_DIGITAL = 2,
1197 RADEON_DPM_EVENT_SRC_ANALOG_OR_EXTERNAL = 3,
1198 RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL = 4
1199 };
1200
1201 struct radeon_ps {
1202 u32 caps; /* vbios flags */
1203 u32 class; /* vbios flags */
1204 u32 class2; /* vbios flags */
1205 /* UVD clocks */
1206 u32 vclk;
1207 u32 dclk;
1208 /* asic priv */
1209 void *ps_priv;
1210 };
1211
1212 struct radeon_dpm_thermal {
1213 /* thermal interrupt work */
1214 struct work_struct work;
1215 /* low temperature threshold */
1216 int min_temp;
1217 /* high temperature threshold */
1218 int max_temp;
1219 /* was interrupt low to high or high to low */
1220 bool high_to_low;
1221 };
1222
1223 enum radeon_clk_action
1224 {
1225 RADEON_SCLK_UP = 1,
1226 RADEON_SCLK_DOWN
1227 };
1228
1229 struct radeon_blacklist_clocks
1230 {
1231 u32 sclk;
1232 u32 mclk;
1233 enum radeon_clk_action action;
1234 };
1235
1236 struct radeon_clock_and_voltage_limits {
1237 u32 sclk;
1238 u32 mclk;
1239 u32 vddc;
1240 u32 vddci;
1241 };
1242
1243 struct radeon_clock_array {
1244 u32 count;
1245 u32 *values;
1246 };
1247
1248 struct radeon_clock_voltage_dependency_entry {
1249 u32 clk;
1250 u16 v;
1251 };
1252
1253 struct radeon_clock_voltage_dependency_table {
1254 u32 count;
1255 struct radeon_clock_voltage_dependency_entry *entries;
1256 };
1257
1258 struct radeon_cac_leakage_entry {
1259 u16 vddc;
1260 u32 leakage;
1261 };
1262
1263 struct radeon_cac_leakage_table {
1264 u32 count;
1265 struct radeon_cac_leakage_entry *entries;
1266 };
1267
1268 struct radeon_phase_shedding_limits_entry {
1269 u16 voltage;
1270 u32 sclk;
1271 u32 mclk;
1272 };
1273
1274 struct radeon_phase_shedding_limits_table {
1275 u32 count;
1276 struct radeon_phase_shedding_limits_entry *entries;
1277 };
1278
1279 struct radeon_ppm_table {
1280 u8 ppm_design;
1281 u16 cpu_core_number;
1282 u32 platform_tdp;
1283 u32 small_ac_platform_tdp;
1284 u32 platform_tdc;
1285 u32 small_ac_platform_tdc;
1286 u32 apu_tdp;
1287 u32 dgpu_tdp;
1288 u32 dgpu_ulv_power;
1289 u32 tj_max;
1290 };
1291
1292 struct radeon_dpm_dynamic_state {
1293 struct radeon_clock_voltage_dependency_table vddc_dependency_on_sclk;
1294 struct radeon_clock_voltage_dependency_table vddci_dependency_on_mclk;
1295 struct radeon_clock_voltage_dependency_table vddc_dependency_on_mclk;
1296 struct radeon_clock_voltage_dependency_table vddc_dependency_on_dispclk;
1297 struct radeon_clock_array valid_sclk_values;
1298 struct radeon_clock_array valid_mclk_values;
1299 struct radeon_clock_and_voltage_limits max_clock_voltage_on_dc;
1300 struct radeon_clock_and_voltage_limits max_clock_voltage_on_ac;
1301 u32 mclk_sclk_ratio;
1302 u32 sclk_mclk_delta;
1303 u16 vddc_vddci_delta;
1304 u16 min_vddc_for_pcie_gen2;
1305 struct radeon_cac_leakage_table cac_leakage_table;
1306 struct radeon_phase_shedding_limits_table phase_shedding_limits_table;
1307 struct radeon_ppm_table *ppm_table;
1308 };
1309
1310 struct radeon_dpm_fan {
1311 u16 t_min;
1312 u16 t_med;
1313 u16 t_high;
1314 u16 pwm_min;
1315 u16 pwm_med;
1316 u16 pwm_high;
1317 u8 t_hyst;
1318 u32 cycle_delay;
1319 u16 t_max;
1320 bool ucode_fan_control;
1321 };
1322
1323 enum radeon_pcie_gen {
1324 RADEON_PCIE_GEN1 = 0,
1325 RADEON_PCIE_GEN2 = 1,
1326 RADEON_PCIE_GEN3 = 2,
1327 RADEON_PCIE_GEN_INVALID = 0xffff
1328 };
1329
1330 enum radeon_dpm_forced_level {
1331 RADEON_DPM_FORCED_LEVEL_AUTO = 0,
1332 RADEON_DPM_FORCED_LEVEL_LOW = 1,
1333 RADEON_DPM_FORCED_LEVEL_HIGH = 2,
1334 };
1335
1336 struct radeon_dpm {
1337 struct radeon_ps *ps;
1338 /* number of valid power states */
1339 int num_ps;
1340 /* current power state that is active */
1341 struct radeon_ps *current_ps;
1342 /* requested power state */
1343 struct radeon_ps *requested_ps;
1344 /* boot up power state */
1345 struct radeon_ps *boot_ps;
1346 /* default uvd power state */
1347 struct radeon_ps *uvd_ps;
1348 enum radeon_pm_state_type state;
1349 enum radeon_pm_state_type user_state;
1350 u32 platform_caps;
1351 u32 voltage_response_time;
1352 u32 backbias_response_time;
1353 void *priv;
1354 u32 new_active_crtcs;
1355 int new_active_crtc_count;
1356 u32 current_active_crtcs;
1357 int current_active_crtc_count;
1358 struct radeon_dpm_dynamic_state dyn_state;
1359 struct radeon_dpm_fan fan;
1360 u32 tdp_limit;
1361 u32 near_tdp_limit;
1362 u32 near_tdp_limit_adjusted;
1363 u32 sq_ramping_threshold;
1364 u32 cac_leakage;
1365 u16 tdp_od_limit;
1366 u32 tdp_adjustment;
1367 u16 load_line_slope;
1368 bool power_control;
1369 bool ac_power;
1370 /* special states active */
1371 bool thermal_active;
1372 bool uvd_active;
1373 /* thermal handling */
1374 struct radeon_dpm_thermal thermal;
1375 /* forced levels */
1376 enum radeon_dpm_forced_level forced_level;
1377 /* track UVD streams */
1378 unsigned sd;
1379 unsigned hd;
1380 };
1381
1382 void radeon_dpm_enable_uvd(struct radeon_device *rdev, bool enable);
1383
1384 struct radeon_pm {
1385 struct mutex mutex;
1386 /* write locked while reprogramming mclk */
1387 struct rw_semaphore mclk_lock;
1388 u32 active_crtcs;
1389 int active_crtc_count;
1390 int req_vblank;
1391 bool vblank_sync;
1392 fixed20_12 max_bandwidth;
1393 fixed20_12 igp_sideport_mclk;
1394 fixed20_12 igp_system_mclk;
1395 fixed20_12 igp_ht_link_clk;
1396 fixed20_12 igp_ht_link_width;
1397 fixed20_12 k8_bandwidth;
1398 fixed20_12 sideport_bandwidth;
1399 fixed20_12 ht_bandwidth;
1400 fixed20_12 core_bandwidth;
1401 fixed20_12 sclk;
1402 fixed20_12 mclk;
1403 fixed20_12 needed_bandwidth;
1404 struct radeon_power_state *power_state;
1405 /* number of valid power states */
1406 int num_power_states;
1407 int current_power_state_index;
1408 int current_clock_mode_index;
1409 int requested_power_state_index;
1410 int requested_clock_mode_index;
1411 int default_power_state_index;
1412 u32 current_sclk;
1413 u32 current_mclk;
1414 u16 current_vddc;
1415 u16 current_vddci;
1416 u32 default_sclk;
1417 u32 default_mclk;
1418 u16 default_vddc;
1419 u16 default_vddci;
1420 struct radeon_i2c_chan *i2c_bus;
1421 /* selected pm method */
1422 enum radeon_pm_method pm_method;
1423 /* dynpm power management */
1424 struct delayed_work dynpm_idle_work;
1425 enum radeon_dynpm_state dynpm_state;
1426 enum radeon_dynpm_action dynpm_planned_action;
1427 unsigned long dynpm_action_timeout;
1428 bool dynpm_can_upclock;
1429 bool dynpm_can_downclock;
1430 /* profile-based power management */
1431 enum radeon_pm_profile_type profile;
1432 int profile_index;
1433 struct radeon_pm_profile profiles[PM_PROFILE_MAX];
1434 /* internal thermal controller on rv6xx+ */
1435 enum radeon_int_thermal_type int_thermal_type;
1436 struct device *int_hwmon_dev;
1437 /* dpm */
1438 bool dpm_enabled;
1439 struct radeon_dpm dpm;
1440 };
1441
1442 int radeon_pm_get_type_index(struct radeon_device *rdev,
1443 enum radeon_pm_state_type ps_type,
1444 int instance);
1445 /*
1446 * UVD
1447 */
1448 #define RADEON_MAX_UVD_HANDLES 10
1449 #define RADEON_UVD_STACK_SIZE (1024*1024)
1450 #define RADEON_UVD_HEAP_SIZE (1024*1024)
1451
1452 struct radeon_uvd {
1453 struct radeon_bo *vcpu_bo;
1454 void *cpu_addr;
1455 uint64_t gpu_addr;
1456 void *saved_bo;
1457 atomic_t handles[RADEON_MAX_UVD_HANDLES];
1458 struct drm_file *filp[RADEON_MAX_UVD_HANDLES];
1459 unsigned img_size[RADEON_MAX_UVD_HANDLES];
1460 struct delayed_work idle_work;
1461 };
1462
1463 int radeon_uvd_init(struct radeon_device *rdev);
1464 void radeon_uvd_fini(struct radeon_device *rdev);
1465 int radeon_uvd_suspend(struct radeon_device *rdev);
1466 int radeon_uvd_resume(struct radeon_device *rdev);
1467 int radeon_uvd_get_create_msg(struct radeon_device *rdev, int ring,
1468 uint32_t handle, struct radeon_fence **fence);
1469 int radeon_uvd_get_destroy_msg(struct radeon_device *rdev, int ring,
1470 uint32_t handle, struct radeon_fence **fence);
1471 void radeon_uvd_force_into_uvd_segment(struct radeon_bo *rbo);
1472 void radeon_uvd_free_handles(struct radeon_device *rdev,
1473 struct drm_file *filp);
1474 int radeon_uvd_cs_parse(struct radeon_cs_parser *parser);
1475 void radeon_uvd_note_usage(struct radeon_device *rdev);
1476 int radeon_uvd_calc_upll_dividers(struct radeon_device *rdev,
1477 unsigned vclk, unsigned dclk,
1478 unsigned vco_min, unsigned vco_max,
1479 unsigned fb_factor, unsigned fb_mask,
1480 unsigned pd_min, unsigned pd_max,
1481 unsigned pd_even,
1482 unsigned *optimal_fb_div,
1483 unsigned *optimal_vclk_div,
1484 unsigned *optimal_dclk_div);
1485 int radeon_uvd_send_upll_ctlreq(struct radeon_device *rdev,
1486 unsigned cg_upll_func_cntl);
1487
1488 struct r600_audio {
1489 int channels;
1490 int rate;
1491 int bits_per_sample;
1492 u8 status_bits;
1493 u8 category_code;
1494 };
1495
1496 /*
1497 * Benchmarking
1498 */
1499 void radeon_benchmark(struct radeon_device *rdev, int test_number);
1500
1501
1502 /*
1503 * Testing
1504 */
1505 void radeon_test_moves(struct radeon_device *rdev);
1506 void radeon_test_ring_sync(struct radeon_device *rdev,
1507 struct radeon_ring *cpA,
1508 struct radeon_ring *cpB);
1509 void radeon_test_syncing(struct radeon_device *rdev);
1510
1511
1512 /*
1513 * Debugfs
1514 */
1515 struct radeon_debugfs {
1516 struct drm_info_list *files;
1517 unsigned num_files;
1518 };
1519
1520 int radeon_debugfs_add_files(struct radeon_device *rdev,
1521 struct drm_info_list *files,
1522 unsigned nfiles);
1523 int radeon_debugfs_fence_init(struct radeon_device *rdev);
1524
1525
1526 /*
1527 * ASIC specific functions.
1528 */
1529 struct radeon_asic {
1530 int (*init)(struct radeon_device *rdev);
1531 void (*fini)(struct radeon_device *rdev);
1532 int (*resume)(struct radeon_device *rdev);
1533 int (*suspend)(struct radeon_device *rdev);
1534 void (*vga_set_state)(struct radeon_device *rdev, bool state);
1535 int (*asic_reset)(struct radeon_device *rdev);
1536 /* ioctl hw specific callback. Some hw might want to perform special
1537 * operation on specific ioctl. For instance on wait idle some hw
1538 * might want to perform and HDP flush through MMIO as it seems that
1539 * some R6XX/R7XX hw doesn't take HDP flush into account if programmed
1540 * through ring.
1541 */
1542 void (*ioctl_wait_idle)(struct radeon_device *rdev, struct radeon_bo *bo);
1543 /* check if 3D engine is idle */
1544 bool (*gui_idle)(struct radeon_device *rdev);
1545 /* wait for mc_idle */
1546 int (*mc_wait_for_idle)(struct radeon_device *rdev);
1547 /* get the reference clock */
1548 u32 (*get_xclk)(struct radeon_device *rdev);
1549 /* get the gpu clock counter */
1550 uint64_t (*get_gpu_clock_counter)(struct radeon_device *rdev);
1551 /* gart */
1552 struct {
1553 void (*tlb_flush)(struct radeon_device *rdev);
1554 int (*set_page)(struct radeon_device *rdev, int i, uint64_t addr);
1555 } gart;
1556 struct {
1557 int (*init)(struct radeon_device *rdev);
1558 void (*fini)(struct radeon_device *rdev);
1559
1560 u32 pt_ring_index;
1561 void (*set_page)(struct radeon_device *rdev,
1562 struct radeon_ib *ib,
1563 uint64_t pe,
1564 uint64_t addr, unsigned count,
1565 uint32_t incr, uint32_t flags);
1566 } vm;
1567 /* ring specific callbacks */
1568 struct {
1569 void (*ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
1570 int (*ib_parse)(struct radeon_device *rdev, struct radeon_ib *ib);
1571 void (*emit_fence)(struct radeon_device *rdev, struct radeon_fence *fence);
1572 void (*emit_semaphore)(struct radeon_device *rdev, struct radeon_ring *cp,
1573 struct radeon_semaphore *semaphore, bool emit_wait);
1574 int (*cs_parse)(struct radeon_cs_parser *p);
1575 void (*ring_start)(struct radeon_device *rdev, struct radeon_ring *cp);
1576 int (*ring_test)(struct radeon_device *rdev, struct radeon_ring *cp);
1577 int (*ib_test)(struct radeon_device *rdev, struct radeon_ring *cp);
1578 bool (*is_lockup)(struct radeon_device *rdev, struct radeon_ring *cp);
1579 void (*vm_flush)(struct radeon_device *rdev, int ridx, struct radeon_vm *vm);
1580
1581 u32 (*get_rptr)(struct radeon_device *rdev, struct radeon_ring *ring);
1582 u32 (*get_wptr)(struct radeon_device *rdev, struct radeon_ring *ring);
1583 void (*set_wptr)(struct radeon_device *rdev, struct radeon_ring *ring);
1584 } ring[RADEON_NUM_RINGS];
1585 /* irqs */
1586 struct {
1587 int (*set)(struct radeon_device *rdev);
1588 int (*process)(struct radeon_device *rdev);
1589 } irq;
1590 /* displays */
1591 struct {
1592 /* display watermarks */
1593 void (*bandwidth_update)(struct radeon_device *rdev);
1594 /* get frame count */
1595 u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
1596 /* wait for vblank */
1597 void (*wait_for_vblank)(struct radeon_device *rdev, int crtc);
1598 /* set backlight level */
1599 void (*set_backlight_level)(struct radeon_encoder *radeon_encoder, u8 level);
1600 /* get backlight level */
1601 u8 (*get_backlight_level)(struct radeon_encoder *radeon_encoder);
1602 /* audio callbacks */
1603 void (*hdmi_enable)(struct drm_encoder *encoder, bool enable);
1604 void (*hdmi_setmode)(struct drm_encoder *encoder, struct drm_display_mode *mode);
1605 } display;
1606 /* copy functions for bo handling */
1607 struct {
1608 int (*blit)(struct radeon_device *rdev,
1609 uint64_t src_offset,
1610 uint64_t dst_offset,
1611 unsigned num_gpu_pages,
1612 struct radeon_fence **fence);
1613 u32 blit_ring_index;
1614 int (*dma)(struct radeon_device *rdev,
1615 uint64_t src_offset,
1616 uint64_t dst_offset,
1617 unsigned num_gpu_pages,
1618 struct radeon_fence **fence);
1619 u32 dma_ring_index;
1620 /* method used for bo copy */
1621 int (*copy)(struct radeon_device *rdev,
1622 uint64_t src_offset,
1623 uint64_t dst_offset,
1624 unsigned num_gpu_pages,
1625 struct radeon_fence **fence);
1626 /* ring used for bo copies */
1627 u32 copy_ring_index;
1628 } copy;
1629 /* surfaces */
1630 struct {
1631 int (*set_reg)(struct radeon_device *rdev, int reg,
1632 uint32_t tiling_flags, uint32_t pitch,
1633 uint32_t offset, uint32_t obj_size);
1634 void (*clear_reg)(struct radeon_device *rdev, int reg);
1635 } surface;
1636 /* hotplug detect */
1637 struct {
1638 void (*init)(struct radeon_device *rdev);
1639 void (*fini)(struct radeon_device *rdev);
1640 bool (*sense)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
1641 void (*set_polarity)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
1642 } hpd;
1643 /* static power management */
1644 struct {
1645 void (*misc)(struct radeon_device *rdev);
1646 void (*prepare)(struct radeon_device *rdev);
1647 void (*finish)(struct radeon_device *rdev);
1648 void (*init_profile)(struct radeon_device *rdev);
1649 void (*get_dynpm_state)(struct radeon_device *rdev);
1650 uint32_t (*get_engine_clock)(struct radeon_device *rdev);
1651 void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
1652 uint32_t (*get_memory_clock)(struct radeon_device *rdev);
1653 void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
1654 int (*get_pcie_lanes)(struct radeon_device *rdev);
1655 void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
1656 void (*set_clock_gating)(struct radeon_device *rdev, int enable);
1657 int (*set_uvd_clocks)(struct radeon_device *rdev, u32 vclk, u32 dclk);
1658 int (*get_temperature)(struct radeon_device *rdev);
1659 } pm;
1660 /* dynamic power management */
1661 struct {
1662 int (*init)(struct radeon_device *rdev);
1663 void (*setup_asic)(struct radeon_device *rdev);
1664 int (*enable)(struct radeon_device *rdev);
1665 void (*disable)(struct radeon_device *rdev);
1666 int (*pre_set_power_state)(struct radeon_device *rdev);
1667 int (*set_power_state)(struct radeon_device *rdev);
1668 void (*post_set_power_state)(struct radeon_device *rdev);
1669 void (*display_configuration_changed)(struct radeon_device *rdev);
1670 void (*fini)(struct radeon_device *rdev);
1671 u32 (*get_sclk)(struct radeon_device *rdev, bool low);
1672 u32 (*get_mclk)(struct radeon_device *rdev, bool low);
1673 void (*print_power_state)(struct radeon_device *rdev, struct radeon_ps *ps);
1674 void (*debugfs_print_current_performance_level)(struct radeon_device *rdev, struct seq_file *m);
1675 int (*force_performance_level)(struct radeon_device *rdev, enum radeon_dpm_forced_level level);
1676 bool (*vblank_too_short)(struct radeon_device *rdev);
1677 } dpm;
1678 /* pageflipping */
1679 struct {
1680 void (*pre_page_flip)(struct radeon_device *rdev, int crtc);
1681 u32 (*page_flip)(struct radeon_device *rdev, int crtc, u64 crtc_base);
1682 void (*post_page_flip)(struct radeon_device *rdev, int crtc);
1683 } pflip;
1684 };
1685
1686 /*
1687 * Asic structures
1688 */
1689 struct r100_asic {
1690 const unsigned *reg_safe_bm;
1691 unsigned reg_safe_bm_size;
1692 u32 hdp_cntl;
1693 };
1694
1695 struct r300_asic {
1696 const unsigned *reg_safe_bm;
1697 unsigned reg_safe_bm_size;
1698 u32 resync_scratch;
1699 u32 hdp_cntl;
1700 };
1701
1702 struct r600_asic {
1703 unsigned max_pipes;
1704 unsigned max_tile_pipes;
1705 unsigned max_simds;
1706 unsigned max_backends;
1707 unsigned max_gprs;
1708 unsigned max_threads;
1709 unsigned max_stack_entries;
1710 unsigned max_hw_contexts;
1711 unsigned max_gs_threads;
1712 unsigned sx_max_export_size;
1713 unsigned sx_max_export_pos_size;
1714 unsigned sx_max_export_smx_size;
1715 unsigned sq_num_cf_insts;
1716 unsigned tiling_nbanks;
1717 unsigned tiling_npipes;
1718 unsigned tiling_group_size;
1719 unsigned tile_config;
1720 unsigned backend_map;
1721 };
1722
1723 struct rv770_asic {
1724 unsigned max_pipes;
1725 unsigned max_tile_pipes;
1726 unsigned max_simds;
1727 unsigned max_backends;
1728 unsigned max_gprs;
1729 unsigned max_threads;
1730 unsigned max_stack_entries;
1731 unsigned max_hw_contexts;
1732 unsigned max_gs_threads;
1733 unsigned sx_max_export_size;
1734 unsigned sx_max_export_pos_size;
1735 unsigned sx_max_export_smx_size;
1736 unsigned sq_num_cf_insts;
1737 unsigned sx_num_of_sets;
1738 unsigned sc_prim_fifo_size;
1739 unsigned sc_hiz_tile_fifo_size;
1740 unsigned sc_earlyz_tile_fifo_fize;
1741 unsigned tiling_nbanks;
1742 unsigned tiling_npipes;
1743 unsigned tiling_group_size;
1744 unsigned tile_config;
1745 unsigned backend_map;
1746 };
1747
1748 struct evergreen_asic {
1749 unsigned num_ses;
1750 unsigned max_pipes;
1751 unsigned max_tile_pipes;
1752 unsigned max_simds;
1753 unsigned max_backends;
1754 unsigned max_gprs;
1755 unsigned max_threads;
1756 unsigned max_stack_entries;
1757 unsigned max_hw_contexts;
1758 unsigned max_gs_threads;
1759 unsigned sx_max_export_size;
1760 unsigned sx_max_export_pos_size;
1761 unsigned sx_max_export_smx_size;
1762 unsigned sq_num_cf_insts;
1763 unsigned sx_num_of_sets;
1764 unsigned sc_prim_fifo_size;
1765 unsigned sc_hiz_tile_fifo_size;
1766 unsigned sc_earlyz_tile_fifo_size;
1767 unsigned tiling_nbanks;
1768 unsigned tiling_npipes;
1769 unsigned tiling_group_size;
1770 unsigned tile_config;
1771 unsigned backend_map;
1772 };
1773
1774 struct cayman_asic {
1775 unsigned max_shader_engines;
1776 unsigned max_pipes_per_simd;
1777 unsigned max_tile_pipes;
1778 unsigned max_simds_per_se;
1779 unsigned max_backends_per_se;
1780 unsigned max_texture_channel_caches;
1781 unsigned max_gprs;
1782 unsigned max_threads;
1783 unsigned max_gs_threads;
1784 unsigned max_stack_entries;
1785 unsigned sx_num_of_sets;
1786 unsigned sx_max_export_size;
1787 unsigned sx_max_export_pos_size;
1788 unsigned sx_max_export_smx_size;
1789 unsigned max_hw_contexts;
1790 unsigned sq_num_cf_insts;
1791 unsigned sc_prim_fifo_size;
1792 unsigned sc_hiz_tile_fifo_size;
1793 unsigned sc_earlyz_tile_fifo_size;
1794
1795 unsigned num_shader_engines;
1796 unsigned num_shader_pipes_per_simd;
1797 unsigned num_tile_pipes;
1798 unsigned num_simds_per_se;
1799 unsigned num_backends_per_se;
1800 unsigned backend_disable_mask_per_asic;
1801 unsigned backend_map;
1802 unsigned num_texture_channel_caches;
1803 unsigned mem_max_burst_length_bytes;
1804 unsigned mem_row_size_in_kb;
1805 unsigned shader_engine_tile_size;
1806 unsigned num_gpus;
1807 unsigned multi_gpu_tile_size;
1808
1809 unsigned tile_config;
1810 };
1811
1812 struct si_asic {
1813 unsigned max_shader_engines;
1814 unsigned max_tile_pipes;
1815 unsigned max_cu_per_sh;
1816 unsigned max_sh_per_se;
1817 unsigned max_backends_per_se;
1818 unsigned max_texture_channel_caches;
1819 unsigned max_gprs;
1820 unsigned max_gs_threads;
1821 unsigned max_hw_contexts;
1822 unsigned sc_prim_fifo_size_frontend;
1823 unsigned sc_prim_fifo_size_backend;
1824 unsigned sc_hiz_tile_fifo_size;
1825 unsigned sc_earlyz_tile_fifo_size;
1826
1827 unsigned num_tile_pipes;
1828 unsigned num_backends_per_se;
1829 unsigned backend_disable_mask_per_asic;
1830 unsigned backend_map;
1831 unsigned num_texture_channel_caches;
1832 unsigned mem_max_burst_length_bytes;
1833 unsigned mem_row_size_in_kb;
1834 unsigned shader_engine_tile_size;
1835 unsigned num_gpus;
1836 unsigned multi_gpu_tile_size;
1837
1838 unsigned tile_config;
1839 uint32_t tile_mode_array[32];
1840 };
1841
1842 struct cik_asic {
1843 unsigned max_shader_engines;
1844 unsigned max_tile_pipes;
1845 unsigned max_cu_per_sh;
1846 unsigned max_sh_per_se;
1847 unsigned max_backends_per_se;
1848 unsigned max_texture_channel_caches;
1849 unsigned max_gprs;
1850 unsigned max_gs_threads;
1851 unsigned max_hw_contexts;
1852 unsigned sc_prim_fifo_size_frontend;
1853 unsigned sc_prim_fifo_size_backend;
1854 unsigned sc_hiz_tile_fifo_size;
1855 unsigned sc_earlyz_tile_fifo_size;
1856
1857 unsigned num_tile_pipes;
1858 unsigned num_backends_per_se;
1859 unsigned backend_disable_mask_per_asic;
1860 unsigned backend_map;
1861 unsigned num_texture_channel_caches;
1862 unsigned mem_max_burst_length_bytes;
1863 unsigned mem_row_size_in_kb;
1864 unsigned shader_engine_tile_size;
1865 unsigned num_gpus;
1866 unsigned multi_gpu_tile_size;
1867
1868 unsigned tile_config;
1869 uint32_t tile_mode_array[32];
1870 };
1871
1872 union radeon_asic_config {
1873 struct r300_asic r300;
1874 struct r100_asic r100;
1875 struct r600_asic r600;
1876 struct rv770_asic rv770;
1877 struct evergreen_asic evergreen;
1878 struct cayman_asic cayman;
1879 struct si_asic si;
1880 struct cik_asic cik;
1881 };
1882
1883 /*
1884 * asic initizalization from radeon_asic.c
1885 */
1886 void radeon_agp_disable(struct radeon_device *rdev);
1887 int radeon_asic_init(struct radeon_device *rdev);
1888
1889
1890 /*
1891 * IOCTL.
1892 */
1893 int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
1894 struct drm_file *filp);
1895 int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
1896 struct drm_file *filp);
1897 int radeon_gem_pin_ioctl(struct drm_device *dev, void *data,
1898 struct drm_file *file_priv);
1899 int radeon_gem_unpin_ioctl(struct drm_device *dev, void *data,
1900 struct drm_file *file_priv);
1901 int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
1902 struct drm_file *file_priv);
1903 int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
1904 struct drm_file *file_priv);
1905 int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
1906 struct drm_file *filp);
1907 int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
1908 struct drm_file *filp);
1909 int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
1910 struct drm_file *filp);
1911 int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
1912 struct drm_file *filp);
1913 int radeon_gem_va_ioctl(struct drm_device *dev, void *data,
1914 struct drm_file *filp);
1915 int radeon_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);
1916 int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
1917 struct drm_file *filp);
1918 int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
1919 struct drm_file *filp);
1920
1921 /* VRAM scratch page for HDP bug, default vram page */
1922 struct r600_vram_scratch {
1923 struct radeon_bo *robj;
1924 volatile uint32_t *ptr;
1925 u64 gpu_addr;
1926 };
1927
1928 /*
1929 * ACPI
1930 */
1931 struct radeon_atif_notification_cfg {
1932 bool enabled;
1933 int command_code;
1934 };
1935
1936 struct radeon_atif_notifications {
1937 bool display_switch;
1938 bool expansion_mode_change;
1939 bool thermal_state;
1940 bool forced_power_state;
1941 bool system_power_state;
1942 bool display_conf_change;
1943 bool px_gfx_switch;
1944 bool brightness_change;
1945 bool dgpu_display_event;
1946 };
1947
1948 struct radeon_atif_functions {
1949 bool system_params;
1950 bool sbios_requests;
1951 bool select_active_disp;
1952 bool lid_state;
1953 bool get_tv_standard;
1954 bool set_tv_standard;
1955 bool get_panel_expansion_mode;
1956 bool set_panel_expansion_mode;
1957 bool temperature_change;
1958 bool graphics_device_types;
1959 };
1960
1961 struct radeon_atif {
1962 struct radeon_atif_notifications notifications;
1963 struct radeon_atif_functions functions;
1964 struct radeon_atif_notification_cfg notification_cfg;
1965 struct radeon_encoder *encoder_for_bl;
1966 };
1967
1968 struct radeon_atcs_functions {
1969 bool get_ext_state;
1970 bool pcie_perf_req;
1971 bool pcie_dev_rdy;
1972 bool pcie_bus_width;
1973 };
1974
1975 struct radeon_atcs {
1976 struct radeon_atcs_functions functions;
1977 };
1978
1979 /*
1980 * Core structure, functions and helpers.
1981 */
1982 typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
1983 typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
1984
1985 struct radeon_device {
1986 struct device *dev;
1987 struct drm_device *ddev;
1988 struct pci_dev *pdev;
1989 struct rw_semaphore exclusive_lock;
1990 /* ASIC */
1991 union radeon_asic_config config;
1992 enum radeon_family family;
1993 unsigned long flags;
1994 int usec_timeout;
1995 enum radeon_pll_errata pll_errata;
1996 int num_gb_pipes;
1997 int num_z_pipes;
1998 int disp_priority;
1999 /* BIOS */
2000 uint8_t *bios;
2001 bool is_atom_bios;
2002 uint16_t bios_header_start;
2003 struct radeon_bo *stollen_vga_memory;
2004 /* Register mmio */
2005 resource_size_t rmmio_base;
2006 resource_size_t rmmio_size;
2007 /* protects concurrent MM_INDEX/DATA based register access */
2008 spinlock_t mmio_idx_lock;
2009 void __iomem *rmmio;
2010 radeon_rreg_t mc_rreg;
2011 radeon_wreg_t mc_wreg;
2012 radeon_rreg_t pll_rreg;
2013 radeon_wreg_t pll_wreg;
2014 uint32_t pcie_reg_mask;
2015 radeon_rreg_t pciep_rreg;
2016 radeon_wreg_t pciep_wreg;
2017 /* io port */
2018 void __iomem *rio_mem;
2019 resource_size_t rio_mem_size;
2020 struct radeon_clock clock;
2021 struct radeon_mc mc;
2022 struct radeon_gart gart;
2023 struct radeon_mode_info mode_info;
2024 struct radeon_scratch scratch;
2025 struct radeon_doorbell doorbell;
2026 struct radeon_mman mman;
2027 struct radeon_fence_driver fence_drv[RADEON_NUM_RINGS];
2028 wait_queue_head_t fence_queue;
2029 struct mutex ring_lock;
2030 struct radeon_ring ring[RADEON_NUM_RINGS];
2031 bool ib_pool_ready;
2032 struct radeon_sa_manager ring_tmp_bo;
2033 struct radeon_irq irq;
2034 struct radeon_asic *asic;
2035 struct radeon_gem gem;
2036 struct radeon_pm pm;
2037 struct radeon_uvd uvd;
2038 uint32_t bios_scratch[RADEON_BIOS_NUM_SCRATCH];
2039 struct radeon_wb wb;
2040 struct radeon_dummy_page dummy_page;
2041 bool shutdown;
2042 bool suspend;
2043 bool need_dma32;
2044 bool accel_working;
2045 bool fastfb_working; /* IGP feature*/
2046 struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
2047 const struct firmware *me_fw; /* all family ME firmware */
2048 const struct firmware *pfp_fw; /* r6/700 PFP firmware */
2049 const struct firmware *rlc_fw; /* r6/700 RLC firmware */
2050 const struct firmware *mc_fw; /* NI MC firmware */
2051 const struct firmware *ce_fw; /* SI CE firmware */
2052 const struct firmware *mec_fw; /* CIK MEC firmware */
2053 const struct firmware *sdma_fw; /* CIK SDMA firmware */
2054 const struct firmware *smc_fw; /* SMC firmware */
2055 const struct firmware *uvd_fw; /* UVD firmware */
2056 struct r600_vram_scratch vram_scratch;
2057 int msi_enabled; /* msi enabled */
2058 struct r600_ih ih; /* r6/700 interrupt ring */
2059 struct radeon_rlc rlc;
2060 struct radeon_mec mec;
2061 struct work_struct hotplug_work;
2062 struct work_struct audio_work;
2063 struct work_struct reset_work;
2064 int num_crtc; /* number of crtcs */
2065 struct mutex dc_hw_i2c_mutex; /* display controller hw i2c mutex */
2066 bool audio_enabled;
2067 bool has_uvd;
2068 struct r600_audio audio_status; /* audio stuff */
2069 struct notifier_block acpi_nb;
2070 /* only one userspace can use Hyperz features or CMASK at a time */
2071 struct drm_file *hyperz_filp;
2072 struct drm_file *cmask_filp;
2073 /* i2c buses */
2074 struct radeon_i2c_chan *i2c_bus[RADEON_MAX_I2C_BUS];
2075 /* debugfs */
2076 struct radeon_debugfs debugfs[RADEON_DEBUGFS_MAX_COMPONENTS];
2077 unsigned debugfs_count;
2078 /* virtual memory */
2079 struct radeon_vm_manager vm_manager;
2080 struct mutex gpu_clock_mutex;
2081 /* ACPI interface */
2082 struct radeon_atif atif;
2083 struct radeon_atcs atcs;
2084 /* srbm instance registers */
2085 struct mutex srbm_mutex;
2086 };
2087
2088 int radeon_device_init(struct radeon_device *rdev,
2089 struct drm_device *ddev,
2090 struct pci_dev *pdev,
2091 uint32_t flags);
2092 void radeon_device_fini(struct radeon_device *rdev);
2093 int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
2094
2095 uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg,
2096 bool always_indirect);
2097 void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v,
2098 bool always_indirect);
2099 u32 r100_io_rreg(struct radeon_device *rdev, u32 reg);
2100 void r100_io_wreg(struct radeon_device *rdev, u32 reg, u32 v);
2101
2102 u32 cik_mm_rdoorbell(struct radeon_device *rdev, u32 offset);
2103 void cik_mm_wdoorbell(struct radeon_device *rdev, u32 offset, u32 v);
2104
2105 /*
2106 * Cast helper
2107 */
2108 #define to_radeon_fence(p) ((struct radeon_fence *)(p))
2109
2110 /*
2111 * Registers read & write functions.
2112 */
2113 #define RREG8(reg) readb((rdev->rmmio) + (reg))
2114 #define WREG8(reg, v) writeb(v, (rdev->rmmio) + (reg))
2115 #define RREG16(reg) readw((rdev->rmmio) + (reg))
2116 #define WREG16(reg, v) writew(v, (rdev->rmmio) + (reg))
2117 #define RREG32(reg) r100_mm_rreg(rdev, (reg), false)
2118 #define RREG32_IDX(reg) r100_mm_rreg(rdev, (reg), true)
2119 #define DREG32(reg) printk(KERN_INFO "REGISTER: " #reg " : 0x%08X\n", r100_mm_rreg(rdev, (reg), false))
2120 #define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v), false)
2121 #define WREG32_IDX(reg, v) r100_mm_wreg(rdev, (reg), (v), true)
2122 #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
2123 #define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
2124 #define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg))
2125 #define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v))
2126 #define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg))
2127 #define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v))
2128 #define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
2129 #define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
2130 #define RREG32_PCIE_PORT(reg) rdev->pciep_rreg(rdev, (reg))
2131 #define WREG32_PCIE_PORT(reg, v) rdev->pciep_wreg(rdev, (reg), (v))
2132 #define RREG32_SMC(reg) tn_smc_rreg(rdev, (reg))
2133 #define WREG32_SMC(reg, v) tn_smc_wreg(rdev, (reg), (v))
2134 #define RREG32_RCU(reg) r600_rcu_rreg(rdev, (reg))
2135 #define WREG32_RCU(reg, v) r600_rcu_wreg(rdev, (reg), (v))
2136 #define RREG32_CG(reg) eg_cg_rreg(rdev, (reg))
2137 #define WREG32_CG(reg, v) eg_cg_wreg(rdev, (reg), (v))
2138 #define RREG32_PIF_PHY0(reg) eg_pif_phy0_rreg(rdev, (reg))
2139 #define WREG32_PIF_PHY0(reg, v) eg_pif_phy0_wreg(rdev, (reg), (v))
2140 #define RREG32_PIF_PHY1(reg) eg_pif_phy1_rreg(rdev, (reg))
2141 #define WREG32_PIF_PHY1(reg, v) eg_pif_phy1_wreg(rdev, (reg), (v))
2142 #define RREG32_UVD_CTX(reg) r600_uvd_ctx_rreg(rdev, (reg))
2143 #define WREG32_UVD_CTX(reg, v) r600_uvd_ctx_wreg(rdev, (reg), (v))
2144 #define RREG32_DIDT(reg) cik_didt_rreg(rdev, (reg))
2145 #define WREG32_DIDT(reg, v) cik_didt_wreg(rdev, (reg), (v))
2146 #define WREG32_P(reg, val, mask) \
2147 do { \
2148 uint32_t tmp_ = RREG32(reg); \
2149 tmp_ &= (mask); \
2150 tmp_ |= ((val) & ~(mask)); \
2151 WREG32(reg, tmp_); \
2152 } while (0)
2153 #define WREG32_AND(reg, and) WREG32_P(reg, 0, and)
2154 #define WREG32_OR(reg, or) WREG32_P(reg, or, ~(or))
2155 #define WREG32_PLL_P(reg, val, mask) \
2156 do { \
2157 uint32_t tmp_ = RREG32_PLL(reg); \
2158 tmp_ &= (mask); \
2159 tmp_ |= ((val) & ~(mask)); \
2160 WREG32_PLL(reg, tmp_); \
2161 } while (0)
2162 #define DREG32_SYS(sqf, rdev, reg) seq_printf((sqf), #reg " : 0x%08X\n", r100_mm_rreg((rdev), (reg), false))
2163 #define RREG32_IO(reg) r100_io_rreg(rdev, (reg))
2164 #define WREG32_IO(reg, v) r100_io_wreg(rdev, (reg), (v))
2165
2166 #define RDOORBELL32(offset) cik_mm_rdoorbell(rdev, (offset))
2167 #define WDOORBELL32(offset, v) cik_mm_wdoorbell(rdev, (offset), (v))
2168
2169 /*
2170 * Indirect registers accessor
2171 */
2172 static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)
2173 {
2174 uint32_t r;
2175
2176 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
2177 r = RREG32(RADEON_PCIE_DATA);
2178 return r;
2179 }
2180
2181 static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
2182 {
2183 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
2184 WREG32(RADEON_PCIE_DATA, (v));
2185 }
2186
2187 static inline u32 tn_smc_rreg(struct radeon_device *rdev, u32 reg)
2188 {
2189 u32 r;
2190
2191 WREG32(TN_SMC_IND_INDEX_0, (reg));
2192 r = RREG32(TN_SMC_IND_DATA_0);
2193 return r;
2194 }
2195
2196 static inline void tn_smc_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2197 {
2198 WREG32(TN_SMC_IND_INDEX_0, (reg));
2199 WREG32(TN_SMC_IND_DATA_0, (v));
2200 }
2201
2202 static inline u32 r600_rcu_rreg(struct radeon_device *rdev, u32 reg)
2203 {
2204 u32 r;
2205
2206 WREG32(R600_RCU_INDEX, ((reg) & 0x1fff));
2207 r = RREG32(R600_RCU_DATA);
2208 return r;
2209 }
2210
2211 static inline void r600_rcu_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2212 {
2213 WREG32(R600_RCU_INDEX, ((reg) & 0x1fff));
2214 WREG32(R600_RCU_DATA, (v));
2215 }
2216
2217 static inline u32 eg_cg_rreg(struct radeon_device *rdev, u32 reg)
2218 {
2219 u32 r;
2220
2221 WREG32(EVERGREEN_CG_IND_ADDR, ((reg) & 0xffff));
2222 r = RREG32(EVERGREEN_CG_IND_DATA);
2223 return r;
2224 }
2225
2226 static inline void eg_cg_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2227 {
2228 WREG32(EVERGREEN_CG_IND_ADDR, ((reg) & 0xffff));
2229 WREG32(EVERGREEN_CG_IND_DATA, (v));
2230 }
2231
2232 static inline u32 eg_pif_phy0_rreg(struct radeon_device *rdev, u32 reg)
2233 {
2234 u32 r;
2235
2236 WREG32(EVERGREEN_PIF_PHY0_INDEX, ((reg) & 0xffff));
2237 r = RREG32(EVERGREEN_PIF_PHY0_DATA);
2238 return r;
2239 }
2240
2241 static inline void eg_pif_phy0_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2242 {
2243 WREG32(EVERGREEN_PIF_PHY0_INDEX, ((reg) & 0xffff));
2244 WREG32(EVERGREEN_PIF_PHY0_DATA, (v));
2245 }
2246
2247 static inline u32 eg_pif_phy1_rreg(struct radeon_device *rdev, u32 reg)
2248 {
2249 u32 r;
2250
2251 WREG32(EVERGREEN_PIF_PHY1_INDEX, ((reg) & 0xffff));
2252 r = RREG32(EVERGREEN_PIF_PHY1_DATA);
2253 return r;
2254 }
2255
2256 static inline void eg_pif_phy1_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2257 {
2258 WREG32(EVERGREEN_PIF_PHY1_INDEX, ((reg) & 0xffff));
2259 WREG32(EVERGREEN_PIF_PHY1_DATA, (v));
2260 }
2261
2262 static inline u32 r600_uvd_ctx_rreg(struct radeon_device *rdev, u32 reg)
2263 {
2264 u32 r;
2265
2266 WREG32(R600_UVD_CTX_INDEX, ((reg) & 0x1ff));
2267 r = RREG32(R600_UVD_CTX_DATA);
2268 return r;
2269 }
2270
2271 static inline void r600_uvd_ctx_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2272 {
2273 WREG32(R600_UVD_CTX_INDEX, ((reg) & 0x1ff));
2274 WREG32(R600_UVD_CTX_DATA, (v));
2275 }
2276
2277
2278 static inline u32 cik_didt_rreg(struct radeon_device *rdev, u32 reg)
2279 {
2280 u32 r;
2281
2282 WREG32(CIK_DIDT_IND_INDEX, (reg));
2283 r = RREG32(CIK_DIDT_IND_DATA);
2284 return r;
2285 }
2286
2287 static inline void cik_didt_wreg(struct radeon_device *rdev, u32 reg, u32 v)
2288 {
2289 WREG32(CIK_DIDT_IND_INDEX, (reg));
2290 WREG32(CIK_DIDT_IND_DATA, (v));
2291 }
2292
2293 void r100_pll_errata_after_index(struct radeon_device *rdev);
2294
2295
2296 /*
2297 * ASICs helpers.
2298 */
2299 #define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \
2300 (rdev->pdev->device == 0x5969))
2301 #define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \
2302 (rdev->family == CHIP_RV200) || \
2303 (rdev->family == CHIP_RS100) || \
2304 (rdev->family == CHIP_RS200) || \
2305 (rdev->family == CHIP_RV250) || \
2306 (rdev->family == CHIP_RV280) || \
2307 (rdev->family == CHIP_RS300))
2308 #define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300) || \
2309 (rdev->family == CHIP_RV350) || \
2310 (rdev->family == CHIP_R350) || \
2311 (rdev->family == CHIP_RV380) || \
2312 (rdev->family == CHIP_R420) || \
2313 (rdev->family == CHIP_R423) || \
2314 (rdev->family == CHIP_RV410) || \
2315 (rdev->family == CHIP_RS400) || \
2316 (rdev->family == CHIP_RS480))
2317 #define ASIC_IS_X2(rdev) ((rdev->ddev->pdev->device == 0x9441) || \
2318 (rdev->ddev->pdev->device == 0x9443) || \
2319 (rdev->ddev->pdev->device == 0x944B) || \
2320 (rdev->ddev->pdev->device == 0x9506) || \
2321 (rdev->ddev->pdev->device == 0x9509) || \
2322 (rdev->ddev->pdev->device == 0x950F) || \
2323 (rdev->ddev->pdev->device == 0x689C) || \
2324 (rdev->ddev->pdev->device == 0x689D))
2325 #define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600))
2326 #define ASIC_IS_DCE2(rdev) ((rdev->family == CHIP_RS600) || \
2327 (rdev->family == CHIP_RS690) || \
2328 (rdev->family == CHIP_RS740) || \
2329 (rdev->family >= CHIP_R600))
2330 #define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620))
2331 #define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730))
2332 #define ASIC_IS_DCE4(rdev) ((rdev->family >= CHIP_CEDAR))
2333 #define ASIC_IS_DCE41(rdev) ((rdev->family >= CHIP_PALM) && \
2334 (rdev->flags & RADEON_IS_IGP))
2335 #define ASIC_IS_DCE5(rdev) ((rdev->family >= CHIP_BARTS))
2336 #define ASIC_IS_DCE6(rdev) ((rdev->family >= CHIP_ARUBA))
2337 #define ASIC_IS_DCE61(rdev) ((rdev->family >= CHIP_ARUBA) && \
2338 (rdev->flags & RADEON_IS_IGP))
2339 #define ASIC_IS_DCE64(rdev) ((rdev->family == CHIP_OLAND))
2340 #define ASIC_IS_NODCE(rdev) ((rdev->family == CHIP_HAINAN))
2341 #define ASIC_IS_DCE8(rdev) ((rdev->family >= CHIP_BONAIRE))
2342
2343 #define ASIC_IS_LOMBOK(rdev) ((rdev->ddev->pdev->device == 0x6849) || \
2344 (rdev->ddev->pdev->device == 0x6850) || \
2345 (rdev->ddev->pdev->device == 0x6858) || \
2346 (rdev->ddev->pdev->device == 0x6859) || \
2347 (rdev->ddev->pdev->device == 0x6840) || \
2348 (rdev->ddev->pdev->device == 0x6841) || \
2349 (rdev->ddev->pdev->device == 0x6842) || \
2350 (rdev->ddev->pdev->device == 0x6843))
2351
2352 /*
2353 * BIOS helpers.
2354 */
2355 #define RBIOS8(i) (rdev->bios[i])
2356 #define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8))
2357 #define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16))
2358
2359 int radeon_combios_init(struct radeon_device *rdev);
2360 void radeon_combios_fini(struct radeon_device *rdev);
2361 int radeon_atombios_init(struct radeon_device *rdev);
2362 void radeon_atombios_fini(struct radeon_device *rdev);
2363
2364
2365 /*
2366 * RING helpers.
2367 */
2368 #if DRM_DEBUG_CODE == 0
2369 static inline void radeon_ring_write(struct radeon_ring *ring, uint32_t v)
2370 {
2371 ring->ring[ring->wptr++] = v;
2372 ring->wptr &= ring->ptr_mask;
2373 ring->count_dw--;
2374 ring->ring_free_dw--;
2375 }
2376 #else
2377 /* With debugging this is just too big to inline */
2378 void radeon_ring_write(struct radeon_ring *ring, uint32_t v);
2379 #endif
2380
2381 /*
2382 * ASICs macro.
2383 */
2384 #define radeon_init(rdev) (rdev)->asic->init((rdev))
2385 #define radeon_fini(rdev) (rdev)->asic->fini((rdev))
2386 #define radeon_resume(rdev) (rdev)->asic->resume((rdev))
2387 #define radeon_suspend(rdev) (rdev)->asic->suspend((rdev))
2388 #define radeon_cs_parse(rdev, r, p) (rdev)->asic->ring[(r)].cs_parse((p))
2389 #define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state))
2390 #define radeon_asic_reset(rdev) (rdev)->asic->asic_reset((rdev))
2391 #define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart.tlb_flush((rdev))
2392 #define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart.set_page((rdev), (i), (p))
2393 #define radeon_asic_vm_init(rdev) (rdev)->asic->vm.init((rdev))
2394 #define radeon_asic_vm_fini(rdev) (rdev)->asic->vm.fini((rdev))
2395 #define radeon_asic_vm_set_page(rdev, ib, pe, addr, count, incr, flags) ((rdev)->asic->vm.set_page((rdev), (ib), (pe), (addr), (count), (incr), (flags)))
2396 #define radeon_ring_start(rdev, r, cp) (rdev)->asic->ring[(r)].ring_start((rdev), (cp))
2397 #define radeon_ring_test(rdev, r, cp) (rdev)->asic->ring[(r)].ring_test((rdev), (cp))
2398 #define radeon_ib_test(rdev, r, cp) (rdev)->asic->ring[(r)].ib_test((rdev), (cp))
2399 #define radeon_ring_ib_execute(rdev, r, ib) (rdev)->asic->ring[(r)].ib_execute((rdev), (ib))
2400 #define radeon_ring_ib_parse(rdev, r, ib) (rdev)->asic->ring[(r)].ib_parse((rdev), (ib))
2401 #define radeon_ring_is_lockup(rdev, r, cp) (rdev)->asic->ring[(r)].is_lockup((rdev), (cp))
2402 #define radeon_ring_vm_flush(rdev, r, vm) (rdev)->asic->ring[(r)].vm_flush((rdev), (r), (vm))
2403 #define radeon_ring_get_rptr(rdev, r) (rdev)->asic->ring[(r)->idx].get_rptr((rdev), (r))
2404 #define radeon_ring_get_wptr(rdev, r) (rdev)->asic->ring[(r)->idx].get_wptr((rdev), (r))
2405 #define radeon_ring_set_wptr(rdev, r) (rdev)->asic->ring[(r)->idx].set_wptr((rdev), (r))
2406 #define radeon_irq_set(rdev) (rdev)->asic->irq.set((rdev))
2407 #define radeon_irq_process(rdev) (rdev)->asic->irq.process((rdev))
2408 #define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->display.get_vblank_counter((rdev), (crtc))
2409 #define radeon_set_backlight_level(rdev, e, l) (rdev)->asic->display.set_backlight_level((e), (l))
2410 #define radeon_get_backlight_level(rdev, e) (rdev)->asic->display.get_backlight_level((e))
2411 #define radeon_hdmi_enable(rdev, e, b) (rdev)->asic->display.hdmi_enable((e), (b))
2412 #define radeon_hdmi_setmode(rdev, e, m) (rdev)->asic->display.hdmi_setmode((e), (m))
2413 #define radeon_fence_ring_emit(rdev, r, fence) (rdev)->asic->ring[(r)].emit_fence((rdev), (fence))
2414 #define radeon_semaphore_ring_emit(rdev, r, cp, semaphore, emit_wait) (rdev)->asic->ring[(r)].emit_semaphore((rdev), (cp), (semaphore), (emit_wait))
2415 #define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy.blit((rdev), (s), (d), (np), (f))
2416 #define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy.dma((rdev), (s), (d), (np), (f))
2417 #define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy.copy((rdev), (s), (d), (np), (f))
2418 #define radeon_copy_blit_ring_index(rdev) (rdev)->asic->copy.blit_ring_index
2419 #define radeon_copy_dma_ring_index(rdev) (rdev)->asic->copy.dma_ring_index
2420 #define radeon_copy_ring_index(rdev) (rdev)->asic->copy.copy_ring_index
2421 #define radeon_get_engine_clock(rdev) (rdev)->asic->pm.get_engine_clock((rdev))
2422 #define radeon_set_engine_clock(rdev, e) (rdev)->asic->pm.set_engine_clock((rdev), (e))
2423 #define radeon_get_memory_clock(rdev) (rdev)->asic->pm.get_memory_clock((rdev))
2424 #define radeon_set_memory_clock(rdev, e) (rdev)->asic->pm.set_memory_clock((rdev), (e))
2425 #define radeon_get_pcie_lanes(rdev) (rdev)->asic->pm.get_pcie_lanes((rdev))
2426 #define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->pm.set_pcie_lanes((rdev), (l))
2427 #define radeon_set_clock_gating(rdev, e) (rdev)->asic->pm.set_clock_gating((rdev), (e))
2428 #define radeon_set_uvd_clocks(rdev, v, d) (rdev)->asic->pm.set_uvd_clocks((rdev), (v), (d))
2429 #define radeon_get_temperature(rdev) (rdev)->asic->pm.get_temperature((rdev))
2430 #define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->surface.set_reg((rdev), (r), (f), (p), (o), (s)))
2431 #define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->surface.clear_reg((rdev), (r)))
2432 #define radeon_bandwidth_update(rdev) (rdev)->asic->display.bandwidth_update((rdev))
2433 #define radeon_hpd_init(rdev) (rdev)->asic->hpd.init((rdev))
2434 #define radeon_hpd_fini(rdev) (rdev)->asic->hpd.fini((rdev))
2435 #define radeon_hpd_sense(rdev, h) (rdev)->asic->hpd.sense((rdev), (h))
2436 #define radeon_hpd_set_polarity(rdev, h) (rdev)->asic->hpd.set_polarity((rdev), (h))
2437 #define radeon_gui_idle(rdev) (rdev)->asic->gui_idle((rdev))
2438 #define radeon_pm_misc(rdev) (rdev)->asic->pm.misc((rdev))
2439 #define radeon_pm_prepare(rdev) (rdev)->asic->pm.prepare((rdev))
2440 #define radeon_pm_finish(rdev) (rdev)->asic->pm.finish((rdev))
2441 #define radeon_pm_init_profile(rdev) (rdev)->asic->pm.init_profile((rdev))
2442 #define radeon_pm_get_dynpm_state(rdev) (rdev)->asic->pm.get_dynpm_state((rdev))
2443 #define radeon_pre_page_flip(rdev, crtc) (rdev)->asic->pflip.pre_page_flip((rdev), (crtc))
2444 #define radeon_page_flip(rdev, crtc, base) (rdev)->asic->pflip.page_flip((rdev), (crtc), (base))
2445 #define radeon_post_page_flip(rdev, crtc) (rdev)->asic->pflip.post_page_flip((rdev), (crtc))
2446 #define radeon_wait_for_vblank(rdev, crtc) (rdev)->asic->display.wait_for_vblank((rdev), (crtc))
2447 #define radeon_mc_wait_for_idle(rdev) (rdev)->asic->mc_wait_for_idle((rdev))
2448 #define radeon_get_xclk(rdev) (rdev)->asic->get_xclk((rdev))
2449 #define radeon_get_gpu_clock_counter(rdev) (rdev)->asic->get_gpu_clock_counter((rdev))
2450 #define radeon_dpm_init(rdev) rdev->asic->dpm.init((rdev))
2451 #define radeon_dpm_setup_asic(rdev) rdev->asic->dpm.setup_asic((rdev))
2452 #define radeon_dpm_enable(rdev) rdev->asic->dpm.enable((rdev))
2453 #define radeon_dpm_disable(rdev) rdev->asic->dpm.disable((rdev))
2454 #define radeon_dpm_pre_set_power_state(rdev) rdev->asic->dpm.pre_set_power_state((rdev))
2455 #define radeon_dpm_set_power_state(rdev) rdev->asic->dpm.set_power_state((rdev))
2456 #define radeon_dpm_post_set_power_state(rdev) rdev->asic->dpm.post_set_power_state((rdev))
2457 #define radeon_dpm_display_configuration_changed(rdev) rdev->asic->dpm.display_configuration_changed((rdev))
2458 #define radeon_dpm_fini(rdev) rdev->asic->dpm.fini((rdev))
2459 #define radeon_dpm_get_sclk(rdev, l) rdev->asic->dpm.get_sclk((rdev), (l))
2460 #define radeon_dpm_get_mclk(rdev, l) rdev->asic->dpm.get_mclk((rdev), (l))
2461 #define radeon_dpm_print_power_state(rdev, ps) rdev->asic->dpm.print_power_state((rdev), (ps))
2462 #define radeon_dpm_debugfs_print_current_performance_level(rdev, m) rdev->asic->dpm.debugfs_print_current_performance_level((rdev), (m))
2463 #define radeon_dpm_force_performance_level(rdev, l) rdev->asic->dpm.force_performance_level((rdev), (l))
2464 #define radeon_dpm_vblank_too_short(rdev) rdev->asic->dpm.vblank_too_short((rdev))
2465
2466 /* Common functions */
2467 /* AGP */
2468 extern int radeon_gpu_reset(struct radeon_device *rdev);
2469 extern void r600_set_bios_scratch_engine_hung(struct radeon_device *rdev, bool hung);
2470 extern void radeon_agp_disable(struct radeon_device *rdev);
2471 extern int radeon_modeset_init(struct radeon_device *rdev);
2472 extern void radeon_modeset_fini(struct radeon_device *rdev);
2473 extern bool radeon_card_posted(struct radeon_device *rdev);
2474 extern void radeon_update_bandwidth_info(struct radeon_device *rdev);
2475 extern void radeon_update_display_priority(struct radeon_device *rdev);
2476 extern bool radeon_boot_test_post_card(struct radeon_device *rdev);
2477 extern void radeon_scratch_init(struct radeon_device *rdev);
2478 extern void radeon_wb_fini(struct radeon_device *rdev);
2479 extern int radeon_wb_init(struct radeon_device *rdev);
2480 extern void radeon_wb_disable(struct radeon_device *rdev);
2481 extern void radeon_surface_init(struct radeon_device *rdev);
2482 extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
2483 extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
2484 extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
2485 extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain);
2486 extern bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo);
2487 extern void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base);
2488 extern void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);
2489 extern int radeon_resume_kms(struct drm_device *dev);
2490 extern int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
2491 extern void radeon_ttm_set_active_vram_size(struct radeon_device *rdev, u64 size);
2492 extern void radeon_program_register_sequence(struct radeon_device *rdev,
2493 const u32 *registers,
2494 const u32 array_size);
2495
2496 /*
2497 * vm
2498 */
2499 int radeon_vm_manager_init(struct radeon_device *rdev);
2500 void radeon_vm_manager_fini(struct radeon_device *rdev);
2501 void radeon_vm_init(struct radeon_device *rdev, struct radeon_vm *vm);
2502 void radeon_vm_fini(struct radeon_device *rdev, struct radeon_vm *vm);
2503 int radeon_vm_alloc_pt(struct radeon_device *rdev, struct radeon_vm *vm);
2504 void radeon_vm_add_to_lru(struct radeon_device *rdev, struct radeon_vm *vm);
2505 struct radeon_fence *radeon_vm_grab_id(struct radeon_device *rdev,
2506 struct radeon_vm *vm, int ring);
2507 void radeon_vm_fence(struct radeon_device *rdev,
2508 struct radeon_vm *vm,
2509 struct radeon_fence *fence);
2510 uint64_t radeon_vm_map_gart(struct radeon_device *rdev, uint64_t addr);
2511 int radeon_vm_bo_update_pte(struct radeon_device *rdev,
2512 struct radeon_vm *vm,
2513 struct radeon_bo *bo,
2514 struct ttm_mem_reg *mem);
2515 void radeon_vm_bo_invalidate(struct radeon_device *rdev,
2516 struct radeon_bo *bo);
2517 struct radeon_bo_va *radeon_vm_bo_find(struct radeon_vm *vm,
2518 struct radeon_bo *bo);
2519 struct radeon_bo_va *radeon_vm_bo_add(struct radeon_device *rdev,
2520 struct radeon_vm *vm,
2521 struct radeon_bo *bo);
2522 int radeon_vm_bo_set_addr(struct radeon_device *rdev,
2523 struct radeon_bo_va *bo_va,
2524 uint64_t offset,
2525 uint32_t flags);
2526 int radeon_vm_bo_rmv(struct radeon_device *rdev,
2527 struct radeon_bo_va *bo_va);
2528
2529 /* audio */
2530 void r600_audio_update_hdmi(struct work_struct *work);
2531
2532 /*
2533 * R600 vram scratch functions
2534 */
2535 int r600_vram_scratch_init(struct radeon_device *rdev);
2536 void r600_vram_scratch_fini(struct radeon_device *rdev);
2537
2538 /*
2539 * r600 cs checking helper
2540 */
2541 unsigned r600_mip_minify(unsigned size, unsigned level);
2542 bool r600_fmt_is_valid_color(u32 format);
2543 bool r600_fmt_is_valid_texture(u32 format, enum radeon_family family);
2544 int r600_fmt_get_blocksize(u32 format);
2545 int r600_fmt_get_nblocksx(u32 format, u32 w);
2546 int r600_fmt_get_nblocksy(u32 format, u32 h);
2547
2548 /*
2549 * r600 functions used by radeon_encoder.c
2550 */
2551 struct radeon_hdmi_acr {
2552 u32 clock;
2553
2554 int n_32khz;
2555 int cts_32khz;
2556
2557 int n_44_1khz;
2558 int cts_44_1khz;
2559
2560 int n_48khz;
2561 int cts_48khz;
2562
2563 };
2564
2565 extern struct radeon_hdmi_acr r600_hdmi_acr(uint32_t clock);
2566
2567 extern u32 r6xx_remap_render_backend(struct radeon_device *rdev,
2568 u32 tiling_pipe_num,
2569 u32 max_rb_num,
2570 u32 total_max_rb_num,
2571 u32 enabled_rb_mask);
2572
2573 /*
2574 * evergreen functions used by radeon_encoder.c
2575 */
2576
2577 extern int ni_init_microcode(struct radeon_device *rdev);
2578 extern int ni_mc_load_microcode(struct radeon_device *rdev);
2579
2580 /* radeon_acpi.c */
2581 #if defined(CONFIG_ACPI)
2582 extern int radeon_acpi_init(struct radeon_device *rdev);
2583 extern void radeon_acpi_fini(struct radeon_device *rdev);
2584 extern bool radeon_acpi_is_pcie_performance_request_supported(struct radeon_device *rdev);
2585 extern int radeon_acpi_pcie_performance_request(struct radeon_device *rdev,
2586 u8 perf_req, bool advertise);
2587 extern int radeon_acpi_pcie_notify_device_ready(struct radeon_device *rdev);
2588 #else
2589 static inline int radeon_acpi_init(struct radeon_device *rdev) { return 0; }
2590 static inline void radeon_acpi_fini(struct radeon_device *rdev) { }
2591 #endif
2592
2593 int radeon_cs_packet_parse(struct radeon_cs_parser *p,
2594 struct radeon_cs_packet *pkt,
2595 unsigned idx);
2596 bool radeon_cs_packet_next_is_pkt3_nop(struct radeon_cs_parser *p);
2597 void radeon_cs_dump_packet(struct radeon_cs_parser *p,
2598 struct radeon_cs_packet *pkt);
2599 int radeon_cs_packet_next_reloc(struct radeon_cs_parser *p,
2600 struct radeon_cs_reloc **cs_reloc,
2601 int nomm);
2602 int r600_cs_common_vline_parse(struct radeon_cs_parser *p,
2603 uint32_t *vline_start_end,
2604 uint32_t *vline_status);
2605
2606 #include "radeon_object.h"
2607
2608 #endif
Linux kernel - Deliverables
This page took 0.082436 seconds and 6 git commands to generate.